μPD70320/322G/L CMOS 16-BIT MICROCOMPUTER

PRODUCT DESCRIPTION



TABLE OF CONTENTS

- I. General Information
- 1 Pin functions
 - 1.1 Port Pins
 - 1.2 Non-port Pins
- 2. CPU
 - 2.1 Registers
 - 2.1.1 Register bank
 - 2.1.2 General-purpose registers (AW, BW, CW, DW)
 - 2.1.3 Pointers (SP, BP) and Index registers (IX, IY)
 - 2.1.4 Segment registers (PS, SS, DS0, DS1)
 - 2.1.5 Internal data area base register (IDB)
 - 2.1.6 Special function registers
 - 2.2 Program counter (PC)
 - 2.3 PSW (Program status word)
 - 2.3.1 CY (Carry flag)
 - 2.3.2 P (Parity flag)
 - 2.3.3 AC (Auxiliary flag)
 - 2.3.4 Z (Zero flag)
 - 2.3.5 S (Sign flag)
 - 2.3.6 V (Overflow flag)
 - 2.3.7 IBRK (I/O Break flag)
 - 2.3.8 BRK (Break flag)
 - 2.3.9 IE (Interrupt enable flag)
 - 2.3.10 DIR (Direction flag)
 2.3.11 RB0-RB2 (Register Bank 0-2 flag)
 - 2.3.12 F0, F1 (User flag 0, 1 flag)
 - 2.4 Memory space
 - 2.4.1 Internal data area
 - 2.4.2 Internal data area base register (IDB)
 - 2.4.3 Special function register area
 - 2.4.4 Internal RAM area
 - 2.4.5 Vector area
 - 2.4.6 External memory area
 - 2.4.7 Internal ROM area
 - 2.5 I/O Space
 - 3. Interrupt
 - 3.1 Interrupt controller
 - 3.2 Interrupt sources
 - 3.3 Interrupt controller function
 - 3.3.1 Multiple interrupt priority control
 - 3.3.2 Priority control during simultaneous interrupt
 - 3.4 Interrupt response methods
 - 3.4.1 Vector interrupt
 - 3.4.2 Register bank switching function
 - 3.4.3 Macro-service function
 - 3.5 NMI (Nonmaskable interrupt)
 - 3.6 INT (Interrupt)
 - 3.7 Interrupt exclusive of NMI and INT
 - 3.8 External interrupt
 - 3.9 Software interrupt
 - 3.9.1 General software interrupt
 - 3.9.2 I/O instruction interrupt
 - 3.9.3 FPO instruction interrupt
 - 4. Bus control
 - 4.1 Programmable wait function
 - 4.2 Bus hold function
 - 4.3 Refresh function
 - 4.3.1 Refresh mode register (RFM)
 - 4.4 Bus use privileges
 - 4.5 Bus timing



- 5. DMA Controller
 - 5.1 Terminal functions
 - 5.2 DMA operations
 - 5.3 DMA control register
 - 5.3.1 DMA mode register (DMAM0, DMAM1)
 - 5.3.2 DMA control register (DMAC0, DMAC1)
 - 5.3.3 DMA service channel
 - 5.3.4 DMA interrupt request control registers (DIC0, DIC1)
 - 5.4 DMA transmission timing
- 6. Clock generation circuit
 - 6.1 Configuration of clock generation circuit
 - 6.2 Processor control register (PRC)
- 7. Time base counter
 - 7.1 Configuration of time base counter
 - 7.2 Specifying a time base interval
 - 7.3 Time base interrupt request control register (TBIC)
- 8. Serial interface
 - 8.1 Configuration of serial interface
 - 8.2 Asynchronous mode
 - 8.3 I/O interface mode
 - 8.4 Serial mode registers (SCM0, SCM1)
 - 8.5 Baud rate generator
 - 8.5.1 Serial control registers (SCC0, SCC1)
 - 8.6 Serial error processing
 - 8.6.1 Serial error registers (SCE0, SCE1)
 - 8.7 Break detection function
 - 8.8 Serial interface interrupt request
- 9. Timer unit
 - 9.1 Timer unit: configuration and operation
 - 9.2 Timer control registers (TMC0, TMC1)
 - 9.3 Timer unit interrupt request
- 10. Port functions
 - 10.1 Port 0-2
 - 10.1.1 Hardware configuration
 - 10.1.2 Individual port functions
 - 10.2 Port T
 - 10.2.1 Hardware configuration
 - 10.2.2 Port T mode register (PMT)
- 11. Standby functions
 - 11.1 Standby control register (STBC)
 - 11.2 HALT mode
 - 11.2.1 Release from the HALT mode
 - 11.3 STOP mode
 - 11.3.1 Release from the STOP mode
- 12. Condition after reset
- 13. Instruction set
 - 13.1 Additional instructions for the µPD70108/70116
 - 13.2 Instruction set operations
 - 13.3 List of instructions
- 14. Explanation of instructions



This document describes the functions of a product under development. Certain parts of the document are subject to change without notice.

NEC MOS Integrated Circuit μPD70322, μPD70320G/L One Chip Microcomputer

The μ PD70322 (also known as V25tm) is a one -chip microcomputer which features one-chip integration of 16-bit CPU, ROM, RAM, serial interface, timer, DMA controller, interrupt controller and others. The μ PD70322 is software-compatible with the 8/16-bit microprocessor μ PD70108/70116 (also known as V20tm/V30tm). The μ PD70320 is a μ PD70322 without ROM.


Features

- internal 16-bit architecture, external 8-bit data bus.
- software-compatible with µPD70108/70116 (in native mode) (additional instructions available).
- minimum instruction cycle: 400 ns (10MHz, 5V).
- internal ROM: 16383W x 8 (μPD70322).
- internal RAM: 256W x 8.
- one-chip peripheral hardware memory mapping (special function register).
- input port (port T) with a comparator: 8 channels.,
- I/O lines (input ports: 4; input/output ports: 20).
- serial interface (with a built-in dedicated baud rate generator): 2 ch; asynchronous mode, I/O interface mode.
- interrupt controller
 - O programmable priority (8 levels)
 - O vector interrupt function
 - O register bank switching function
 - O macro-service function
- DRAM, pseudo SRAM refresh function
- DMA controller
- input/output instructions, FPO instruction interrupt function.
- 16-bit timers: 2.
- time base counter.
- built-in clock generator circuit.
- programmable wait function.
- standby function (STOP/HALT).
- variable instruction cycles: 400ns, 800ns, 1.6μs (10MHz, 5V).
- CMOS.
- single power supply.
- 80-pin plastic flat package (μPD70322G, μPD70320G).
- 84-pin PLCC (Plastic Leaded Chip Carrier) μPD70322L, μPD70320L).




Pin Connection Diagram

(1) 80-pin Plastic Flat Package (top view).






(2) 84-pin PLCC (top view)



Note: IC terminal should be fixed at the high level.





μPD70322/70320 block diagram



1. Pin functions

1.1 Port Pins

Pin Name	1/0	Port functions	Control functions
P00-P06	1/0	8-bit I/O port whose I/O can be	
P07/CLKOUT	1/0/0	specified at bit level	system clock output
P10/NMI	I/I	nonmaskable interrupt request input and input port	
P11/INTP0		external interrupt request input	
P12/INTP1		and input port	
P13/INTP2/INTAK	1/1/0		INT acknowledge signal output
P14/POLL/INT	I/O/, I,I	input/output port whose I/O can be specified and POLL input	external interrupt request input
P15/TOUT	1/0, 0	I/O port whose I/O can be	timer output
P16/SCK0		specified at bit level	serial clock output
P17/READY	1/0, 1		READY input
P20/DMARQ0	1/0, 1	8-bit I/O port whose I/O can be	DMA request input (CH0)
P21/DMAAK0	1/0, 0	specified at bit level	DMA acknowledgement output (CH0)
P22/TC0			DMA end output (CH1)
P23/DMARQ1	1/0, 1		DMA request input (CH1)
P24/DMAAK1	I/O, O		DMA acknowledgement output (CH1)
P25/TC1			DMA end output (CH1)
P26/HLDAK	1/0, 0		HOLD acknowledgement output
P27/HLDRQ	1/0, 1		HOLD input
PTO-PT7	1	input port with 8-bit comparator	-



1.2 Non-port Pins

Pin Name	1/0	Function
TXD0	output	serial data output
TXD1		
RXD0	input	serial data input
RXD1		
CTS0	1/0	CTS input in asynchronous mode; receive clock input in I/O interface mode
CTS1	input	CTS input
REFRQ	output	DRAM refresh pulse output
VTH	input	comparator reference voltage input
RESET		reset signal input
ĒĀ		Input for setting ROM-less mode
X1		connector for crystal system clock oscillation. External clock input is carried out by
X2		Internal connection. Should be fixed to the high level from the outside.
D0-D7	1/0	8-bit data bus
A0-A19	output	20-bit address output
MREQ		output indicating start of memory bus cycle.
MSTB	-	Strobe output for memory read or memory write.
R/W		Read cycle and write cycle identification signal output
IOSTB		I/O read or I/O write strobe output
VDD		Positive power supply pin
GND		GND pin
I.C.		Internal connection. Should be fixed to the high level from the outside.



2. CPU

The μ PD70322/70320 has a CPU which is software-compatible with the native-mode operation of the μ PD70116/70108. 2.1 Registers

The μPD70322/70320 CPU has a general-purpose register set compatible with the μPD70116/70108. It also has special function registers for the control of on-chip peripheral hardware. These registers are all mapped in the memory space. The general-purpose register set also serves as built-in RAM, providing a maximum 8-bank register set in the internal RAM.

The addresses of the registers are relocatable in 4-kilobyte units. These addresses are specified using the internal data area base register (IDB) which is one of the special function registers (see 2.4.2).

2.1.1 Register Bank

The general purpose register set is mapped in the built-in RAM area. The general purpose register set is bank-formatted. Up to 8 banks of it can be installed. Each bank uses 32 bytes. Of these 8 banks, banks 0 and 1 can also be used for macroservice channel (see 2.4.2) and DMA service channel (see 5.3.3). They can also be accessed as data memory (see 2.4.4).

Normally the CPU runs programs by using register bank 7, switching automatically to other register banks through the use of interrupts. Return to the original register bank from a register bank switched by interrupt is carried out only by a return instruction – the RETRBI instruction (additional instruction from μ PD70108/70116) from the interrupt.

Fig. 2-1 shows the configuration of the register bank. The (+00H)-(+01H) in the register bank become reserve areas when the register bank is used. The general purpose register set is mapped in the area of (+08H)-(+1FH) by an offset from a initial address from each register bank. The area (+02H)-(+07H) is not for general use as it is used for the switching of register banks.

Area (+02H) holds the value which the register bank loads to the PC during register bank switching, an offset of the interrupt processing routine starting address.

(+04H) is an area for saving the PSW when register banks are switched.


(+06H) is an area for saving the PC when register banks are switched.

After reset, register bank 7 is automatically selected.

Initialization of segment register (see 2.1.4) after reset is executed only in the register of register bank 7.



Fig. 2-1 Configuration of Register Bank



(offset from starting address of each register bank)



2.1.2 General purpose registers (AW, BW, CW, DW)

Four 16-bit registers are used as general purpose registers; each register can be accessed as a 16-bit register as well as 8-bit registers by dividing it into higher and lower 8-bits (AH, AL, BH, BL, CH, CL, DH, DL).

These can be used as either 8-bit or 16-bit registers for a wide range of instructions including transfer, arithmetic, and logical operation instructions.

Each register is used as a default register for specific instruction processing as follows:

AW: word multiplication/division, word input/output, data conversion.

AL: byte multiplication/division, byte input/output, translation, BCD rotation, data conversion.

AH: byte multiplication/division.

BW: translation.

CW: loop control branching, repeat prefixing.

CL: shift instruction, rotation instruction, BCD operation.

DW: word multiplication/division, indirect addressing input/output.

These registers are mapped in the internal RAM. Their addresses are determined by adding the offset of each register to (IDB register* value* x 4096) + (0E00H) + (register bank number x 32). *See 2.4.2 for information on IDB register.

Fig. 2-1 Offset values for general purpose registers

Register	Offset value	Register	Offset value
AW	1 E H	AL	1 E H
		AH	1 F H
BW	18H	BL	18H
		ВН	19H
CW	1 C H	CL	1 C H
		СН	1 DH
DW	1 A H	DL	1 A H
		DH	1 B H

2.1.3 Pointers (SO, BP) and Index Registers (IX, IY)

Base pointers or index registers are used during memory access using based addressing (BP), indexed addressing (IX, IY), or based indexed addressing (BP, IX, IY). They are also used as pointers during stack operations (SP). Like the general purpose registers they are used for instructions for transfer, arithmetic operations, and logical operations; however, in this case they cannot be used as 8-bit registers. Each of the registers is used as a default register for specific processing as follows:

SP: stack operations

IX: block transfer, source side of BCD string operations

IY: block transfer, destination side of BCD string operations.

These registers are mapped in internal RAM. Their addresses are determined by adding the offset of each register to (IDB register value x 4096) + (0E00H) + (register bank number x 32). Offset values for each register are indicated in Figure 2-2. *See 2.4.2 for information on IDB register.

Fig. 2-2 Offset values for pointers and index registers


Register	Offset value
SP	16H
BP	14H
1 X	12H
ΙY	10H



2.1.4 Segment registers (PS, SS, DS0, DS1)

The CPU divides the memory space into logical segments of 64 kilobytes each, the starting address of each segment is specified by the segment register and the offset part of the initial address is specified by another register or by the effective address.

The physical address therefore is created in the following way:



There are four types of segment registers; PS (Program Segment), SS (Stack Segment), DS0 (Data Segment 0), and DS1 (Data Segment 1). The respective segments are used in the following cases:

- PS: Program fetch
- SS: Stack operation instructions, addressing using the BP as the base register.
- DS0: general variable access, source block data access for block transfer instructions.
- DS1: destination block data access for block transfer instructions.

However, other segments can be used instead of DS0 by using a segment override prefix, or other segments instead of SS may be used in the same way in addressing with BP base register.

During reset, the PS of register 7 is initialized for FFFFH and ŠS, DS0, and DS1 can be initialized for 000H. These registers are mapped using internal RAM and their addresses are determined by adding the offset of each register to (IDB register* value x 4096) + (0E00H) + (register bank number x 32) as indicated in Figure 2-3.

*See 2.4.2 for explanation of IDB register.

Fig. 2-3 Offset values	for segment	registers
------------------------	-------------	-----------

Register	Offset value
DS0	08H
DS1	0EH
SS	0 A H
PS	0 CH

2.1.5 Internal data area base register (IDB)

The IDB register is an 8-bit register for determining the address of the internal data area (2.4.1) which is the area for the special function register (See 2.4.3) for controlling the internal RAM (also used with the general purpose register) and the onchip peripheral hardware. These registers can be referenced by using FFFFFH or their own value x 4096 + FFFH (See 2.4.2) 2.1.6 Special function registers

The µPD70320/70322 has a group of register with special functions for setting up and controlling on-chip peripheral hardware modes. These register groups are memory mapped in the special function register areas inside the internal data areas and Read/Write is carried out in the same way as with regular memory (see 2.4.3).

The additional BTCLR instructions (See 13.1) can be used only for these special function registers.

2.2 Program Counter (PC)

This is a 16-bit binary counter for holding the offset information on the memory addresses of a program to be executed by the CPU.

The program counter is incremented each time instruction bytes are fetched from the instruction queue. A new location is loaded while executing branch, call, return, and break instructions.

0000H is loaded while resetting. PS is initialized or FFFFH during reset so that the CPU starts execution from FFFF0H after reset.



2.3 PSW (Program Status Word)

PSW is comprised of six types of status flags and five types of control flags as well as user flags.

Status Flags

- V (Overflow)
- S (Sign)
- Z (Zero)AC (Auxiliary Carry)
- P (Parity)
- CY (Carry)

Control Flags

- RB0-RB2 (Register Bank 0-2)
- DIR (Direction)
- IE (Interrupt Enable)
- BRK (Break)
- IBRK (I/O Break)

User flags

- F0 (User Flag 0)
- F1 (User Flag 1)

The status flags are automatically set (1) and reset (0) according to a number of instruction executions (data value). The CY flags can be set directly, reset, and reserved by instructions.

The control flags are set and reset by instructions controlling the CPU operations. The IE and BRK flags are always reset whenever an interrupt processing is started.

The user flags can be set, reset, and tested by instructions and can be freely used by the user.

When the PSW is processed in byte or word units, it is executed in the following way.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	RB2	RB1	RB0	V	DIR	ΙE	BRK	S	Z	F1	AC	F0	Р	IBRK	CY

The least significant 8-bit PSW can be stored in the AH register and restored using MOV instructions. PSW can be saved separately and returned to stack using PUSH PSW and POP PSW instructions. The upper 4 bits of PSW are not affected by POP PSW instruction. The method of changing the upper 4 bits of the PSW is using the RETI or the RETRBI instruction. The others are automatically returned before the control flag is changed using interrupt generation. RESET input is used to initialize PSW at F002H using word image. The IBRK and RB0-RB2 flags are set (1) and the others are reset (0).

2.3.1 CY (Carry Flag)

(1) Binary addition and subtraction

When carrying out byte operations, the flag is set when there is a carry or a borrow from operation result bit 7; otherwise, it is reset.

When word operations are carried out, it is set when there is a carry or a borrow from operation result bit 15; otherwise, it is reset

The flag is not changed by increment and decrement instructions.

(2) Logical operations

The flag is reset regardless of the results of the operations.

(3) Binary multiplication

The flag is reset when an unsigned byte operation gives 0 for AH; otherwise it is set. The flag is reset when a signed byte operation gives a sign expansion of AL for AH; otherwise it is set.

The flag is reset when an unsigned word operation gives 0 for DW; otherwise it is set. The flag is reset when a signed word operation gives a signed expansion of AW for DW; otherwise it is set.

With 8-bit immediate operations, it is reset when the product is within 16 bits and is set when it exceeds 16 bits.

- (4) Binary division
- Undefined
- (5) Shift/Rotate

With shift and rotate which include CY, it is set if the bit shifted to CY is 1, and is reset if 0.

2.3.2 P (Parity Flag)

(1) Binary addition and subtraction, logical operation, shift.

This flag is set when the number of $^{"1}$ " bits in the lower 8 bits, representing the results of an operation, is even; it is reset when the number is odd.

When results are all 0, it is set.

- (2) Binary Multiplication and Division undefinied
- 2.3.3 AC (Auxiliary Flag)

When working with byte operations, the flag is set when there is a carry from the lower 4 bits to the higher 4 bits or when there is a borrow from the higher 4 bits to the lower 4 bits; and is reset in all other cases.

In word operations, the same operations are carried out for the lower byte as for byte operations.

(2) Logical operations, binary multiplication and division, shift/rotate undefined

uPD70320/22



2.3.4. Z (Zero Flag)

(1) Binary addition and substraction, logical operations, shift/rotate.

For byte operations, the flag is set if the resulting 8 bits are 0; it is reset for all other values. For word operations, it is set if the resulting 16 bits are 0; it is reset for all other values.

(2) Binary multiplication and division undefined

2.3.5 S (Sign Flag)

(1) Binary addition/subtraction, logical operations, shift/rotate.

For byte operations, it is set when the resulting bit 7 is 1, and reset when 0.

For word operations, it is set when resulting bit 15 is 1, and reset when 0.

(2) Binary multiplication and division

undefined

2.3.6 V (Overflow Flag)

(1) Binary addition and subtraction

For byte operations, it is set if the carries from bits 7 and 6 are different and reset if the same. For word operations, it is set if the carries from bits 15 and 14 are different and reset if the same.

(2) Binary multiplication

The flag is reset when an unsigned byte operation gives 0 for AH; otherwise it is set. The flag is reset when a signed byte operation gives a sign expansion of AL for AH; otherwise it is set.

The flag is reset when an unsigned word operation gives 0 for DW; otherwise it is set. The flag is reset when a signed word operation, gives a signed expansion of AW for DW; otherwise it is set.

With 8-bit immediate operations, it is reset when the product is within 16 bits and is set when it exceeds 16 bits.

(3) Binary division

Reset.

(4) Logical operation

Reset.

(5) Shift/Rotate

In the case of left 1 bit shift/rotate.

when CY = most significant bit, is reset

when CY = most significant bit, is set in the operational results.

In the case of right 1 bit shift/rotate,

when most significant bit = next least significant bit after most significant bit, is reset

when most significant bit = next least significant bit after most significant bit, is set.

Undefined in the case of multibit shift/rotate

2.3.7 IBRK (I/O Break Flag)

Controls the software interrupt generation during input/output instructions.

When the execution of an I/O instruction is attempted with IBRK = 0, a software interrupt is automatically generated (interrupt vector 20), enabling a software simulation of the I/O instruction.

When IBRK = 1, input/output instructions are executed in the normal manner and software interrupts do not take place. 2.3.8 BRK (Break Flag)

Only in a condition where it is saved to the stack as a part of PSW can it be set using memory operation instruction and is effective after setting when it is restored in the PSW.

If BRK flag is set, software interrupt (interrupt vector 1) automatically takes place when one instruction is executed making it possible to trace each instruction.

2.3.9 IE (Interrupt Enable Flag)

It is set by the El instruction, to enable the interrupt; it is reset by the DI instruction to disable the interrupt.

2.3.10 DIR (Direction Flag)

It is set by the SET1 DIR instruction and reset by the CLR1 DIR instruction.

When the DIR flag is set, processing is executed from the higher address to the lower address in block transfer/input output group instructions; when it is reset, processing is executed from lower addresses to higher addresses.

2.3.11 RB0-RB2 (Register Bank 0-2 Flag)

The RB0-RB2 is used to specify currently used register banks from among the eight register banks installed in the internal RAM.

2.3.12 F0, F1 (User Flag 0, 1 Flag)

Can be freely used by users.

The setting and resetting of these flags can be executed by instructions for PSW and can be used to execute set, reset, and test by using special function register flags.

User flags F0, F1 operate in the following way when operated by flag register.



Fig. 2-2 Format for user flag register (FLAG)

Symbol	7	6	5	4	3	2	1	0	address
FLAG	-	-	Fl	-	FO	-	-	-	××FEAH


2.4 Memory Space

The μ PD70322/70320 has a 1-megabyte memory space. A memory map is indicated in Fig. 2-3. The space up to 00000H-003FF is used as a vector area. However, it can be used for other purposes if it is not used for vectors. XXE00H-XXFFFH (XX indicates IDB register value) is internal data area. The location of this area can be changed in units of 4 kilobytes. The 4 byte FFFFCH-FFFFFH is reserved. In FFFFFH, IDB register is assigned. Wait cycles can be inserted in the memory space, programmable in each 128 kilobytes segment.


The 1 megabyte physical address space is designated by the offset value for the segment initiator location which is indicated by a segment starting address which is indicated by segment register and other register or effective address.

Fig. 2-3 Memory Map

segment register







- adress of the register bank or the macro-service channel is the real address 2. ±H is the offset value of the address, the value which adds the initiator
 - 3. Internal ROM is for the µPD70322 only.
- 4. Macro-servic channel is overlapped and assigned to register banks 0,1; DMA service is overlapped and assigned to macro-service channel 0,1.



2.4.1 Internal Data Areas

The internal data areas are a 512 byte area containing internal RAM and special function register areas. 1-megabyte memory space can be divided in 4 kilobyte units. The internal data area base addresses are set up using the IDB register (internal data area base register). The higher 8 bits of the 20-bit internal data base address are set up using the IDB register and the lower 12 bits are fixed at E00H (beginning of area).

The internal data area is operated by memory operation instructions.

The internal data areas overlap the external memory space or the internal ROM areas (µPD70322 only).

Memory access for all operations except program fetch can access internal data areas. It should be noted that internal data areas cannot be accessed by program fetch.

The least significant 256 byte of internal data areas (in XXE00H-XXEFFH, XX is the value specified by IDB register) is in the internal RAM area. In addition to the use as an ordinary RAM, the internal RAM has been assigned functionally register bank, macro-service channel and DMA service channel use. The internal RAM can be used in a way to disable access as ordinary RAM by resetting (0) bit 6 (RAMEN) of the processor control register (PRC) which is a special function register. In this case it still can be accessed as Register Banks.

The higher 256 byte of the internal areas (in XXF00H-XXFFFH, XX is the value specified by the IDB register) is a special function register area. The special function register has a register group that is mapped and has special functions assigned such as on-chip peripheral hardware mode registers and control registers.

The internal data areas are located in the FFE00H-FFFFFH location using RESET input, from the initialization of IDB register to FFH.




Fig. 2-4 Access Conditions for Memory Space

- A. program fetch can access everything except the internal data areas.
- B. data access outside of internal data areas or address data access corresponding to internal RAM areas during internal RAM access disable.
- C. if it does not meet conditions in B, data access to the internal data areas takes precedence.



2.4.2 Internal Data Base Register (IDB)

This is a register for determining the physical address of internal data areas (areas for internal RAM and special function register) which can be located in 4 kilobyte steps. The higher 8-bit internal data area base address is designated by the IDB and the lower 12 bits are fixed at E00H (beginning address).

The IDB has two addresses assigned: XXFFFH inside the special function register (XX is the value of the IDB register itself) and the FFFFH fixed address. The IDB can be modified or referenced by memory access to either of these two adresses with the same effect.

The IDB is set to FFH at reset time so that the internal data area base address is FFE00H.

2.4.3 Special Function Register Areas

A group of registers with special functions for on-chip peripheral hardware mode registers and control registers assigned are mapped to XXF00H-XXFFFH (XX is the value designated by the IDB register). The IDB register is specially assigned to both XXFFFH (XX is the value designated by IDB register) and FFFFFH fixed adresses. Program fetches cannot be executed from these areas.

The special function register is operated by memory access. The additional BTCLR instruction (additional to the μPD70108/70116) is a special instruction used exclusively for this area and applies to the bit in the areas no matter where the area is located in the memory space.

Charts 2-4 and 2-5 show a list of special function registers. Meanings of individual items in the chart are as follows:

SYMBOL symbol which indicates internally stored special

function addresses

coded in the instruction operand column.

R/W indicates whether a given function register is

Read/Write-capable

R/W: Read/Write-capable

R: Read only

W: Write only

each register indicates whether 16-bit operations. Operational method

8-bit operations or 1-bit operations are possible. RESET condition indicates condition of each register after RESET input XX in the higher 8 bits of an address is speci-

fied by IDB register.

The address part which is not mentioned is reserved. Contents during Read are undefined. Operations during Write have no significance.



Table 2-4 Special Function Registers

address	name of special function register	Symbol	R/W	operation method (bit)	RESET CONDITION
XX F00H	port 0	P0			undefined
XX F01H	port 0 mode register	PM0			FFH
XX F02H	port 0 mode control register	PMC0			00Н
XX F08H	port 1	P1			undefined
XX F09H	port 1 mode register	PM1	R/W	8/1	FFH
XX F0AH	port 1 mode control register	PMC1			00H
XX F10H	port 2	P2			undefined
XX F11H	port 2 mode register	PM2			FFH
XX F12H	port 2 mode control register	PMC2	1.59		00H
XX F38H	port T	PT	R	8	undefined
XX F3BH	port T mode register	PMT	R/W	8/1	00Н
XX F40H	external interrupt mode register	INTM		**:	00Н
XX F44H	external interrupt macro-service control register 0	EMS0			
XX F45H	external interrupt macro-service control register 1	EMS1			undefined
XX F46H	external interrupt macro-service control register 2	EMS2	R/W	8/1	
XX F4CH	external interrupt request control register 0	EXIC0			
XX F4DH	external interrupt request control register 1	EXIC1			47H
XX F4EH	external interrupt request control register 2	EXCI2		4 3	
XX F60H	receive buffer register 0	RxB0	R	8	undefined
XX F62H	transmit buffer register 0	TxB0	W		undenned
XX F65H	serial receive macro-service control register 0	SRMS0			undefined
XX F66H	serial trasmit macro-service control register 0	STMS0	1, 2, 1		
XX F68H	serial mode register 0	SCM0	R/W	8/1	
XX F69H	serial control register 0	SCC0		-107	00H
XX F6AH	baud rate generator register 0	BRG0	44 1		
XX F6BH	serial error register 0	SCE0	R	8	00Н
XX F6CH	serial error interrupt request control register 0	SEIC0			
XX F6DH	serial receive interrupt request control register 0	SRIC0	R/W	8/1	47H
XX F6EH	serial transmit interrupt request control register 0	STIC0			100



Table 2-5 Special Function Registers (cont.)

address	name of special function register	Symbol	R/W	operation method (bit)	RESET CONDITION
XX F70H	receive buffer register 1	RxB1	R	8	
XX F72H	transmit buffer register 1	TxB1	W	0	undefined
XX F75H	serial receive macro-service control register 1	SRMS1			undefined
XX F76H	serial transmit macro-service control register 1	STMS1	-		undefined
XX F78H	serial mode register 1	SCMO1	R/W	8/1	
XX F79H	serial control register 1	SCC1			00H
XX F7AH	baud rate generator register 1	BRG1			
XX F7BH	serial error register 1	SCE1	R	8	00H
XX F7CH	serial error interrupt request control register 1	SEIC1			
XX F7DH	serial receive interrupt request control register 1	SRIC1	R/W	8/1	47H
XX F7EH	serial transmit interrupt request control register 1	STIC1			
XX F80H	timer register 0	TM0			
XX F82H	modulo/timer register 0	MD0	DAM	10	
XX F88H	timer register 1	TM1	R/W	16	undefined
XX F8AH	modulo/timer register 1	MD1			
XX F90H	timer control register 0	TMC0	5 "4"	8/1	0011
XX F91H	timer control register 1	TMC1	R/W		00H
XX F94H	timer unit macro-service control register 0	TMMS0		%	
XX F95H	timer unit macro-service control register 1	TMMS1			undefine
XX F96H	timer unit macro-service control register 2	TMMS2	D.044	0.4	
XX F9CH	timer unit interrupt request control register 0	TMIC0	R/W	8/1	
XX F9DH	timer unit interrupt request control register 1	TMIC1			47H
XX F9EH	timer unit interrupt request control register 2	TMIC2			
XX FA0H	DMA control register 0	DMAC0			undefined
XX FA1H	DMA mode register 0	DMAM0			00Н
XX FA2H	DMA control register 1	DMAC1	DAM	0/1	undefined
XX FA3H	DMA mode register 1	DMAM1	R/W	8/1	00H
XX FACH	DMA interrupt request control register 0	DIC0			4711
XX FADH	DMA interrupt request control register 1	DIC1			47H
XX FE0H	standby control register	STBC	R/W	8/1	*undefined
XX FE1H	refresh mode register	RFM	R/W	8/1	FCH
XX FE8H	wait control register	WTC	R/W	16/8	FFFFH
XX FEAH	user flag register **	FLAG	R/W	8/1	00Н
XX FEBH	processor control register	PRC			4EH
XX FECH	time base interrupt request control register	TBIC	R/W	8/1	00Н
XX FFFH	internal data area base register	IDB			FFH



- If the standby control register (SB) is set once, it cannot be reset by instruction. It is cleared by power supply voltage.
- ** Bit operations exclusive of bit 3 and bit 5 of the user flag register (FLAG) are of no significance. Also, the content of user flag 0, 1 (F0, F1) of the flag register can also vary according to the F0, F1 operation of PSW (See 2.3.12)

2.4.4 Internal RAM Areas

256 byte RAM is stored in XXE00H-XXEFFH (XX is the value designated by IDB)

The internal RAM is accessed by 16-bit units which enable high-speed processing.

8 register banks are assigned to the internal RAM. The macro-service channel and the DMA service are also overlapped and assigned

The internal RAM makes it possible to disable memory access by resetting (0) bit 6 (RAMEN) of processor control register (PRC). It is also impossible to carry out program fetch from the internal RAM. When memory access has been disabled no access other than access as register is possible.




Fig. 2-5 Internal RAM Area Map



2.4.5 Vector Table Areas

In the 1 kilobyte area of 00000H-003FFH, the interrupt requests and the interrupt routine starting addresses corresponding to the break instructions are retained by the 256 vector portion (using 4 bytes for each vector)

vector 0 (00000H) : divide error vector 1 (00004H) : single step vector 2 (00008H) : NMI input

vector 3 (0000CH): BRK 3 instruction vector 4 (00010H): BRKV instruction vector 5 (00014H): CHKIND instruction

vector 6 (00018H): reserved

vector 7 (0001CH): FPO instruction

vector 8 (00020H): reserved vector 19 (0004CH): reserved

vector 20 (00050H): input/output instruction

vector 21 (00054H): reserved vector 27 (0006CH): reserved vector 28 (00070H): INTSER0 vector 29 (00074H): INTSR0 vector 30 (00078H): INTST0 vector 31 (0007CH): reserved

vector 31 (0007CH): reserved vector 32 (00080H): INTSER1 vector 33 (00084H): INTSR1

vector 33 (00084H): INTST1
vector 34 (00088H): reserved
vector 35 (0008CH): reserved
vector 36 (00090H): INTD0

vector 37 (00094H): INTD1

vector 38 (00098H): reserved vector 39 (0009CH): reserved vector 40 (000A0H): INTPO

vector 41 (000A6H) : INTP1 vector 42 (000A8H) : INTP2

vector 43 (000ACH): reserved vector 44 (000B0H): INTTUO1 vector 45 (000B4H): INTTU1

vector 46 (000B8H) : INTTU2 vector 47 (000BCH) : INTTB

vector 48 (000C0H): user area

BRK imm8 instruction

vector255(003FCH): INT inp



In vectors 0-47, the interrupt vectors are designated (part of reserved area) and are not available for general use. In vectors 48-255, they are for general use and can be used with 2 byte break instructions and the INT input. In the unused portions, they can be available for uses other than vectors.

The vectors are comprised of 4 bytes and the higher 2 bytes are loaded to the program segment PS while the lower 2 bytes are loaded to the program counter PC.

Example Vector 0

000Н	 001H	
002H	003H	

PC · (000H, 001H)

PS- (002H, 003H)

2.4.6 External Memory Areas

The μPD70322 can expand the external memory (ROM, RAM, and others) to the 00000H-FBFFFH areas.

The μPD70320 connects external memory (ROM, RAM, and others) to the 00000H-FFFFEH areas. However, the FFF00H-FFFEH and the FFFFCH-FFFFEH areas are reserved.

The external memory is accessed by using address bus (A0-A19), data bus (D0-D7), and the MREQ, MSTB, and R/W signals. It also provides a refresh pulse output terminal (REFRQ) for pseudo-static memory refresh use. A pseudo-static memory can easily be connected, due to a function for automatic outputting of refresh address for dynamic memory refresh use; also the dynamic memory may be easily connected. It is also possible to insert wait cycles during the memory cycles in 128 kilobyte steps using software (See 4.1).

2.4.7 Internal ROM Areas


The μ PD70322 has an internal mask ROM in the FC000H-FFFFH areas. However, the FFF00H-FFFEH area is used for testing internally and is not available for general use. The 4 byte FFFCH-FFFH are reserved. As a result, total 16140bytes can be utilized as a ROM area.

The internal ROM has an exclusive bus between the instruction queue so that the external memory space can carry out prefetch separately and rapidly which makes possible rapid instruction execution (Prefetch is possible with one clock, while external memories require a minimum of two clocks).

2.5 I/O Space

The μ PD70322/70320 has a 64 kilobyte I/O space in addition to a 1 megabyte memory space. Fig. 2-6 shows a map of I/O space. The I/O space is accessed by using address bus (A0-A15), data bus (D0-D7) and IOSTB, R/ \overline{M} , DMAAKO, and DMAAKI signals. 0 is output from the unused address bus's higher 4 bit (A16-A19). Insertion of wait cycles in the I/O cycle is software-specified.

Fig. 2-6 I/O Map (64 kilobyte)



μPD70320/22



3. INTERRUPTS

3.1 Interrupt Controller

The μPD70322/70320 has a high performance interrupt controller which controls multiprocessing of interrupts arising from 17 possible sources. The 17 interrupt sources in this interrupt controller are divided into a group of five external and 12 internal sources for control which carry out programmable multiprocessing control in groups. It is also possible to select from three types of response methods according to the characteristics of the interrupt sources: vector interrupt function, register bank switching function, and macro-service function.

External interrupts can be easily expanded by connecting the interrupt controllers like the μPD71059 and others. Instructions of the interrupt controller are defined by the interrupt control register which is provided for each interrupt source and by the macro-service control register.

El and DI instructions are for all the interrupts, RETI and RETRBI instructions are for return from interrupt, and FINT instruction is used to indicate that interrupt processing for interrupt controller is completed.

3.2 Interrupt Sources

The μPD 70322/70320 has 5 external and 12 internal sources. The 17 interrupt sources are divided into eight groups and are managed by the interrupt controller. The configuration inside this group is fixed by hardware. For the 8 groups of interrupts priority from 0-7 (0 being the highest), excluding NMI and INTR, and 5 groups of interrupts except INTTB can be arbitrarily set using software. The function supported by the interrupt controller differs according to interrupt source.

Interrupt sources are listed in Table 3-1.



Table 3-1 Interrupt Sources

	Internal/		macro-	bank-	priority			multi- processing
Interrupt Source	External	vector	service	switching	register	between groups	inside group	control
NMI (Non Maskable Interrupt)	Ε	2	none	none	no	0		no
INTR (INTerrupt Request)	Е	external input	none	none	no	7	<u>-</u>	no
INTTU0 (INTerrupt from Timer Unit0)		44					1	
INTTU1 (INTerrupt from Timer Unit1)	1	45	yes	yes	yes	1	2	yes
INTTU2 (INTerrupt from Timer Unit2)		46					3	
INTD0 (INTerrupt from DMA channel0)		36					1	
INTD1 (INTerrupt from DMA channel1)		37	no	yes	yes	2	2	yes
INTP0 (INTerrupt from Peripheral 0)		40					1	
INTP1 (INTerrupt from Peripheral 1)	E	41	yes	yes	yes	3	2	yes
INTP2 (INTerrupt from Peripheral 2)		42			Se constitution		3	
INTSER0 (INTerrupt from Serial ERror of channel0)		28	no				1	
INTSR0 (INTerrupt from Serial Receiver of channel0)		29	yes	yes	yes	4	2	yes
INTST0 (INTerrupt from Serial Transmitter of channel0)		30	yes				3	
INTSER1 (INTerrupt from Serial ERror of channel1)		32	no				1	
INTSR1 (INTerrupt from Serial Receiver of channel1)	I	33	yes	yes	yes	5	2	yes
INTST1 (INTerrupt from Serial Transmitter of channel1)		34	yes				3	
INTTB (INTerrupt from Time Base counter)	1	47	no	no	no (fixed at 7)	6	-	yes

μPD70320/22



3.3 Interrupt Controller Functions

The interrupt controller regulates the priority among interrupts when interrupts with same priority occur simultaneously. 3.3.1 Multi-interrupt Priority Control

Multi-interrupt priority control is carried out in group units for interrupt excluding interrupt response using NMI and INTR, as well as macro-service.

Interrupt multiprocessing control is carried out in El condition. As a result, when allowing multiprocessing it is necessary to change to El condition during interrupt processing routine. In multiprocessing control, if interrupt requests with a higher priority than the interrupt being processed are received, the interrupt being processed is discontinued, and processing of interrupts with higher priority is carried out. If the priority is below the priority of the interrupt being processed, that interrupt seld. If, for the interrupt held the interrupt mask bit of the interrupt control register (provided for each interrupt source) is not set during the interrupt processing routine being executed and if the interrupt request flag is not reset, the interrupt being held will be accepted at the end of the current interrupt.

In interrupt response exclusive of NMI, INTR and software interrupt (incl. trap), it is necessary to execute the FINT instruction in order to indicate to the interrupt controller that the interrupt processing routine has been completed at the very last part of the interrupt processing routine. If this instruction is not executed, all succeeding interrupts will be received as having a priority not higher than the interrupt for which the FINT instruction has not been executed. The FINT is not necessary at the end of the NMI and INTR service routine. Interrupt response using NMI and INTR as well as macro-service functions do not contain multiprocessing control so that it can be received if it is in an enable mode (always for NMI).

The eight priority levels from 0 to 7 (0 has the highest priority) can be set up arbitrarily for each interrupt group. The priority simultaneously indicates the number of switching destination register banks when using the register bank switching function which will be described later. Priority is established by using the three bits PR0-2 in the interrupt control register which is provided for each maskable interrupt source. However, when setting this up, only the interrupt control registers of the interrupt sources which have the highest default priority inside the interrupt groups can be programmed, the others are ignored and use the default values inside the group.

3.3.2 Priority Control during Simultaneous Generation of Interrupts

NMI is the highest and INTR is the lowest of the priorities possible during simultaneous generation of interrupts. Priority exclusive of NMI and INTR is exactly the same as for the priority of multi-interrupts. Among the groups with the same priority, it complies with the priorities fixed by hardware (default priority). Even in an identical group, it complies in exactly the same way with the priority inside the group.

3.4 Interrupt Response Method

The μ PD70322/70320 has three types of interrupt response method: vector interrupt function, bank switching function, and macro-service function. All of these functions can be selected to fit the purpose of the interrupt. The interrupt controller reacts to the interrupt requests according to the response method set up by the interrupt control register.

When receiving an interrupt using a vector interrupt function and a register bank switching function, the contents of PC, PS, and PSW are saved using the method applied to that functions. After PSW has been saved, each BRK flag is reset. As a result, single step interrupt and interrupt exclusive of interrupt response using NMI and macro-service are disabled (software interrupt exclusive of single step interrupt takes place) (See 3.9).

3.4.1 Vector Interrupt

When interrupt is received using vector interrupt, present contents of PSW as well as PC and PS contents are saved to the stack, a vector is selected from the vector table and is executed as an interrupt processing routine from the address indicated by the vector. All vectors are fixed except the INTR vector. When working with an INTR interrupt, an acknowledge cycle takes place and an interrupt vector is taken from the data bus (See 3.6 INTR). Interrupt vectors exclusive of INTR are indicated in Table 3-1. Return from interrupt is carried out by RETI instruction, however, when carrying out return from interrupts exclusive of NMI and INT, it is necessary to execute the FINT instruction. When carrying out return from interrupt, PC, PS, and PSW are returned from the stack.






Fig. 3-1 Operations for Interrupt Receive carried out in 1-4 order

3.4.2 Register Bank Switching Function

In the µPD70322/70320, the general purpose register sets are mapped in internal RAM and can contain a maximum of 8 register banks. These register banks are switched automatically during interrupt response and it is not necessary to carry out save processing to the stack of register groups which until now have been carried out using software and so it is now possible to respond to interrupt requests very fast.

When using register bank switching function, the ENCS bit of the interrupt control register which has been provided for each maskable interrupt source is set (1). One register bank can be designated for each interrupt group and it has the same number like the multiprocessing priority and is designated by PR0-2 of the interrupt control register.

The register bank switching sequence is carried out in the following way (Fig. 3-2)

- (1) PSW contents are saved to a temporary register.
- (2) register bank is switched.
- (3) IE = 0, BRK = 0.
- (4) the PC contents and the PSW in the temporary register are saved respectively to the save areas of the new register bank
- (5) the offset of the start address of the interrupt processing routine is loaded from the vector PC area to PC.

The register banks are thus switched and the interrupt processing routine is executed.


Return from register bank switching interrupt is carried out by executing RETRBI instruction after executing FINT instruction (the use of register bank switching function is limited to receiving of maskable interrupts). When RETRBI instruction is executed, PC and PSW are respectively reloaded from the save areas of the register banks as indicated in Fig. 3-3. (recover of register banks is not carried out using RETI instruction so that return to main program can normally not be executed

When using the register bank switching function, it is necessary to initialize beforehand the PS from the register bank o the switching destination, the vectors PC, SS, and SP. The other registers should be initialized as needed. However, care must be taken with PC when modifying during the interrupt processing routine.

The register bank switching function can be used only for one interrupt in each interrupt group with the same priority (See 3.7 (1) IF).




Fig. 3-2 Register bank switching sequence



- (2) register bank switching
- (3) IE-0, BRK=0



Fig. 3-3 Register bank return sequence



μPD70320/22



The macro-service function is a function which carries out data transfer between special function register areas and the memory space depending on the interrupt request. The function makes is possible to reduce the overhead (operations for save, initialization, and return of registers) on interrupt processing making it unnecessary to carry out simple processing of simple data transmission by interrupt processing using software. It is also unnecessary to execute program when processing with macro-service and it is now possible to process a portion of data with effective programming results which have traditionally been processed in 1 byte units using software. The macro-service function differs from other interrupt response modes in that the IMK bit (interrupt mask bit) of the interrupt control register which has been provided for every interrupt source is reset and macro service will be operated if the MS/INT bit (macro-service enable bit) is set whether it is in El or in DI condition (See 3.7).

There are two types of operational mode for the macro-service function as follows:

(1) Normal mode

a pre-established number of data transfers are carried out, one byte or one word for every interrupt request occurrence.


(2) Character search mode

One byte of data transfer is carried out for each interrupt request occurrence until a pre-established number of bytes has been transferred or the data coincide with pre-established 8-bit data.

The macro-service function is controlled by macro-service channels specified by macro-service control registers; a macro-service control register is provided for each interrupt source for which macro-service is possible.

The macro-service control register is configured as indicated in Fig. 3-4 and are within the special function register area.

Fig. 3-4 Format of Macro-Service Control Register



The macro-service channel is assigned to the XXE00H-E3FH (XX is value designated by IDB) of internal RAM, as shown in Figure 3-5. The macro-service channel is used to define the transfer destination, transfer source, number of transfers, search character for the macro-service data and one can use a maximum of eight channels.






Fig. 3-5 Configuration of Macro-Service Channel

MSC (+0H): Number of transfers carried out by macro-service.

SFRP (+1H): Offset value of special function register address, XXF00H+SFRP (XX is specified by IDB) is special function register address.

SCHR (+2H): 8-bit data compared during character search mode

MSP (+4H): Offset value of memory address which is object of macro service data transfer

MSS (+6H): value of memory address segment which is object of data transfer in macro-service. The memory address which is the object of data

transfer is MSS x 16 +MSP.

The MSC of the macro-service channel is decremented (-1) after each data transfer (8-bit/16-bit), MSP is incremented (+1). Afterwards the interrupt request flags are cleared unless when MSC is 0 or when the transferred data is equal with the search data (only during character search mode), the interrupt request flags force an interrupt by not being cleared.

3.5 NMI (Non-Maskable Interrupt)

The NMI is the highest priority interrupt which cannot be disabled. This interrupt is edge-detected. The direction of the edge is selected by the special function register INTM register bit 0 the ESNMI bit. When ESNMI bit is 0 and when the completion edge is 1, interrupt is generated by the starting edge. This interrupt is capable of vector response only and the vector type is fixed at 2. This input is used in conjunction with terminal P10 and the level can be checked by reading P10. When NMI is received it causes the DI condition and disables other interrupts.

3.6 INTR (Interrupt)

INTR is a maskable interrupt and the interrupt is detected by level (active high). INTR does not receive multiprocessing control by using interrupt controller and if it is an interrupt enable condition (IE = 1) it can be received at any time. However, its priority when there is a simultaneous generation of interrupts is the lowest. The INTR is capable of vector response and the vector address is supplied from the data bus by the interrupt acknowledge cycle. The interrupt acknowledge cycle is defined via INTAK ouput. The INTR terminal is used in conjunction with P14 and POLL and is selected by bit 4 of the special function register port 1 mode control register (PMC 1). As a result, interrupt does not take place even in interrupt enable condition (IE = 1) when the INTR function is not selected. INTAK is used in conjunction with P13 and INTP2 and the function is selected using PMC1 bit 3.

 $\bar{\text{The}}$ external interrupt input can be expanded to a maximum of 64 by connecting the $\mu\text{PD71059}$ interrupt controller. When the interrupt is received, it causes the interrupt disable condition (IE = 0)



3.7 Interrupts other than NMI and INTR

The interrupts other than NMI and INTR receives multiprocessing control using the interrupt controller. When the interrupt is accepted, the interrupt is automatically set in disable condition (IE = 0). However, when an interrupt with a priority higher than that of the interrupt being processed is generated, that interrupt can be accepted by setting it in an interrupt disable condition during interrupt processing routine. When an interrupt is generated with lower or with same priority, the interrupt is held over.

The 15 interrupt sources are divided into six priority groups. It is possible to set up arbitrarily 8 levels from 0 to 7 (0 being the highest) of priorities for each group. However, the priority for INTTB (Time Base Counter Interrupt) is fixed at level 7 by hardware. These priority levels also express the numbers of switching destination banks when using the bank switching function. The priorities are initialized at level 7 by resetting.

When interrupts are generated simultaneously, the interrupt in a group established with higher priority is accepted. When interrupts which have been set up on the same level are generated simultaneously, the one with the highest priority among the groups which are fixed by hardware and software and inside the same group with the highest priority inside that group which is fixed by hardware, is accepted.

Each interrupt source has a register for interrupt control used inside the special function registers. The bit configuration of this control register is indicated in Fig. 3-6.

Fig. 3-6 Format of Interrupt Request Control Register

7	6	5	4	3	2	1	0
IF	IMK	MS/INT	ENCS	0	PR2	PR1	PRO

(1) IF (Interrupt Flag)

Flag indicates that there is an interrupt request. It indicates that there is an interrupt request and indicates that it is not served. This flag is set by the generation of the interrupt requests and is reset by interrupt acceptance, by BTCLR instruction (an instruction additional to the μ PD70108/70116), and by other instructions.

(2) IMK (Interrupt Mask)

A bit which sets up interrupt mask. 1 indicates that interrupt is masked, 0 indicates that mask has been released.

(3) MS/INT (Macro-Service/Interrupt)

This is a bit which specifies whether an interrupt response is processed by macro-service or by vector interrupt or register bank switching function; 1 is used for macro-service function, 0 for vector interrupt or register bank switching function.

(4) ENCS (Enable Context Switching)

This is a bit which specifies whether the register bank switching function is used or not; 1 indicates that register bank switching function is used; 0 indicates that vector interrupt is used.

(5) PRO-2 (Priority 0-2)

This are the bits which indicate the priority of the interrupt group with specifications from 0 through 7. This specification is possible only for the interrupt registers which have the highest priority within the group and specification by other interrupt control registers is invalid. (During Read, 7 is fixed).

These priorities indicate the number of the register banks for switching destination within the register bank switching function.

3.8 External Interrupt

There are five external interrupt sources. Among these INTR is detected by level and all others are detected by edge. For the interrupts which are detected by edge exclusive of INTR the respective effective edges are designated by the external interrupt mode register (INTM) of the special function registers.



Fig. 3-7 Format of External Interrupt Mode Register (INTM)

Symbol	7	6	5		3	2	1	0	Address
INTM					Negro y and				××F40H
	0	ES2	0	ES1	0	ES0	0	ESNMI	

ESNMI: Designation of effective edge for NMI input

ESO-2: Designation of effective edge of iNTPO--2 input

Effective edge: 0: falling edge

1: rising edge

3.9 Software-Activated Interrupts

The μ PD70322/70320 has a total of eight types of interrupts using software (Table 3-2). Six types are compatible with interrupts for μ PD70108/70116 software (there is no interrupt for emulation mode, however). The other two types of interrupts have a special function for the μ PD70322/70320.

The vectors for these interrupts are predefined.

When conditions for generation of that interrupt are realized – exclusive of BRK interrupt (single step interrupt) – it is accepted as usual (it has a greater priority than hardware interrupt). However, the BRK flag interrupt is generated when BRK = 1 (with no distinction made for hardware or software) and when the interrupt is accepted the BRK flag is automatically reset so that it has a lower priority than the other interrupts (for both hardware and software) and the BRK flag interrupt is not generated during interrupt processing.

Table 3-2 Software Interrupt

interrupt source	vector	priority
DIVU divide error	0	
DIV divide error	U	-
CHKIND boundary overflow	5	- 1
BRKV	4	
BRK 3	3	
BRK imm8	48-255	
BRK flag (single step)	1	2
input/output instruction (IBRK flag)	20	4
FPO instruction	7	

3.9.1 General Software Interrupts

The execution sequence for receiving of software interrupt exclusive of input/output instruction interrupt and FPO instruction interrupt is identical to that of the vector interrupt. In other words, the address information for the following instruction (PC) and PSW are saved to the stack, IE = BRK = 0, and vector contents are loaded to PS and PC. Each software interrupt is described as follows:

- (1) DIVU divide error, DIV divide error.
 - Always occurs when a quotient overflow occurs due to the execution of a division instruction.
- (2) CHKIND boundary overflow.

Takes place when it is determined whether the index value has exceeded the boundary by executing instruction (CHKIND) which checks to see if the index value has exceeded the boundary of predefined arrays.

- (3) BRKV
 - Occurs when V (overflow flag) is set during execution of BRKV instruction.
- (4) BRK3
 - Occurs with execution of BRK3 instruction.
- (5) BRK imm
 - Occurs with execution of BRK imm instruction.
- (6) BRK flag (single step)

When BRK is set at 1, occurs every time one instruction is executed.




3.9.2 Input/Output Instruction Interrupt


When IBRK = 0, interrupt takes place when an input/output instruction is attempted. The address information which is saved to stack when this interrupt is accepted differs from ordinary interrupt using software (see 3.91) in that it goes to the address where the input/output instructions are located. When the prefix is added to that input/output instruction, it goes to the address where the prefix is located. The other operations are the same as for ordinary interrupt using software. When returning from input/output instruction interrupt, it is necessary to adjust the PC value in the stack in order to return to normal. It is possible to use software to find out exactly which instructions have been executed to cause interrupt generation by making the address information which has been saved to stack the lead address. This function facilitates the transplantation of programs which have previously been used with the μ PD70108/70116.

The contents of PSW are saved to stack immediately before interrupt has taken place and afterwards the flags are set automatically so that IE=BRK=0 and IBRK=1. IBRK is set to 1 so that the input/output instruction/during interrupt processing are executed as input/output instructions and it is automatically returned to the original condition (IBRK=0) by return from interrupt


Example 1: I/O instruction without prefix



Example 2: I/O instruction with prefix



Reference: Normal software interrupt Address Instruction



3.9.3 FPO Instruction Interrupt

The external bus configuration of the μ PD70322/70320 differs from that of the μ PD70108/70116 in that the coprocessor for use in floating point operations can not be connected. As a result, when the use of the FPO instruction is attempted with this coprocessor, an interrupt is generated for the purpose of emulating the operation of the instruction. The PC value of this interrupt which is saved to stack becomes the starting address (see 3.9.2 for input/output instruction interrupt) (the prefix lead address when the prefix has been attached). As a result, the FPO instruction is decoded and software emulation is possible. It is necessary to adjust the PC value which has been saved to stack when returning from FPO instruction interrupt just as with the input/output instruction interrupt.



4. Bus Control

The µPD70322/70320 has bus control pins as shown in Table 4.

When using a multi-function pin, it is necessary to select the desired function by means of the port mode control register (PMCn).

Chart 4-1 Pin Functions for Bus Control

Name of Pin	Input/	Function	Comments
	Output		
A0-A19	Output	address bus	
D0-D8	Input/ Output	data bus	
R/W	Output	read/write identification	
MREQ	Output	indicates memory cycle	
MSTB	Output	strobe signal for memory read/memory write	
IOSTB	Output	strobe signal for I/O cycle	
REFRQ	Output	indicates memory refresh cycle	
HLDRQ	Input	bus hold request signal	for use with P27
HILDAK	Output	bus hold acknowledgement signal	use with P26
DMAAK0	Output	indicates DMA acknowledgement cycle	for use with P21
DMAAK1	Output	indicates DMA acknowledgement cycle	for use with P24
READY	Input	insert wait in external bus cycle	for use with P17
INTAK	Output	indicates interrupt acknowledgement cycle	for use with P13 and INTP2
POLL	Input	polling input	for use with P14 and INTR

4.1 Programmable Wait Function

The µPD70322/70320 insertion of wait state during bus cycle (exclusive of the memory refresh cycle) can be specified by software. It specifies a 1 megabyte memory space in 8 units of 128 kilobyte and I/O space using the wait control register (WTC) as shown in Fig. 4-1. However, memory space block 6 (C000H-DFFFH) and block 7 (E000H-FFFFFH) and are set up in the same way.

The wait state specification can easily be programmed independent for each block with one out of four possibilities using READY pin with 0.1, 2 and more cycles, as indicated in Chart 4-2. When using READY pin control, the READY pin is used in conjunction with P17 so that bit 7 of p0r1 mode control register (PMC1) must be set at 1. When bit 7 of PMC1 is 0, READY condition or wait state always goes to 2 state. If control by READY terminal is selected 2 wait states are inserted regardless of the READY pin condition. The READY pin is level-triggered and in case of a low level wait states are inserted.

Accessing of internal ROM (μPD70322 only) and internal data areas is not influenced by the programmable wait functions. This set-up applies to access of everything in the external areas with the exception of refresh time.

The WTC register is initialized to FFFFH at reset time.



10 9 8 7 6 2 Symbol address 1/0 BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK WTC space X X FESH 7, 6 5 n BLOCKO 00000H-1FFFFH BLOCKI 20000H-3FFFFH BLOCK2 4 0 0 0 0 H - 5 F F F F H BLOCK3 60000H-7FFFFH 80000H-9FFFFH BLOCK4 BLOCK5 A O O O O H - B F F F F H BLOCK6 7 COOOOH-FFFFFH I/O space 0 0 0 0 H -FFFFH

Fig. 4-1 Format of Wait control Register (WTC)

Table 4-2 Designation of wait State

BLOCKn/I/O space	Wait state
0.0	0 state
0 1	1 state
10	2 state
1 1	2 state + READY pin

4.2 Bus Hold Function

The μ PD70322/70320 has a bus hold function. Input of external high level to HLDRQ terminal indicates that the external element wants to use the bus. When the μ PD70322/70320 detects that the HLDRQ terminal is high level, it puts all of the A0-A19, D0-7, MREO, MSTB, and IOSTB outputs on high impedance, puts the HLDAK terminal on low level, and indicates that the external elements have been opened to the buses and switches to the hold mode. During the hold mode, the μ PD70322/70320 stops execution of instructions and reception of prefetch data. Only the on-chip peripheral hardware which does not use a bus is operated. When the HLDRQ pin is checked and a low level is detected during hold mode, the HLDAK signal is placed on high level, this is an indication that the bus is not opened any more to the external elements, and execute is restarted after a one clock interval.

Even during HALT mode (one type of standby function: see 11.2), the bus hold requirement can be received and when the hold mode is released (if the HLDRQ signal is low level), it returns to HALT mode. The hold mode conditions is the same as normal mode.

During execution of one instruction following BUSLOCK prefix and during interrupt acknowledge operation, bus hold requests are not accepted.

The μ PD70322/70320 can execute insertion of memory refresh cycle during hold mode and it is executed by setting refresh mode (RFM) register HLDRF (bit 6). The HLDAK signal is forced to a high level for each refresh timing and the refresh cycle is carried out after confirming that HLDRQ has gone to low level. Afterwards, if the HLDRQ signal reaches high level, it again shifts to the hold mode. If the HLDRQ signal remains at low level, the hold mode is released and instruction execution is restarted. Since HLDRQ pin is combined with P27 and HLDAK with P26, to use the bus hold function it is necessary to set bits 6 and 7 of the PORT 2 mode control register (PMC2) to 1.



4.3 Refresh Function


The μ PD70322/70320 has a number of functions for refreshing of DRAM and the pseudo-SRAM. There are functions for insertion of refresh cycle on a regular basis for a series of bus cycles, for outputting of refresh address for the support of the DRAM and pseudo-SRAM power down self refresh mode, a function which generates a refresh cycle during HALT mode and a function for the insertion of wait state during refresh cycle.

4.3.1 Refresh Mode Register (RFM)

The RFM register is an 8-bit register which enables refresh function control. It can be accessed with 8/1-bit Read/Write operations using memory access.

The RFM register is initialized at FCH during reset.

The RFM register has the following bit functions and configuration:



RFT0 RFT1 are bits which specify refresh synchronization.

Refresh synchronization is selected from time base counter (see 7.1) output taps 3-6. Refresh cycle is generated at synchronous intervals as shown in Table 4-3.

Table 4-3 Refresh Synchronization

 $fCLK = 5 MHZ (= \frac{1}{2} fx; fx = 10 MHz)$

RFT 1	RFT 0	refresh cycle
0	0	24/f _{CLK} (3.2μs)
0	1	2 ⁵ / f _{CLK} (6.4μs)
1	0	26/f _{CLK} (12.8μs)
1	1	27/ fclk (25.6 µs)

RFW0 RFW1 -- are bits which specify the number of wait states to be inserted during refresh cycle.

The number of wait states during refresh cycle is defined by designation of RFW0,1 independently of previously described programmable wait function (see 4.1) as shown in Table 4-4.



Table 4-4 Wait State during Refresh Cycle

RFW 1	RFW 0	wait state
0	0	0 state
0	1	1 state
1	0	2 state
1	1	2 state

RFEN is a bit which enables automatic insertion of refresh cycles

When it is 1, it permits automatic insertion of refresh cycles, when it is 0, it disables automatic insertion of refresh cycles, REFRQ pin output is controlled by RFLV bit contents (for further details, see description of RFLV bit).

HLTRF is a bit which enables automatic insertion of refresh cycles during HALT mode.

1 indicates enabling of automatic insertion, and 0 indicates disable. However, when RFEN bit=0, it is disabled regardles of the HLTRF bit contents.

HLDRF is a bit which enables automatic insertion of refresh cycles during hold mode.

1 indicates enable, 0 indicates disable. When in enable condition (1), it is forced to start HLDAK output at high level for each refresh timing, and inserts refresh cycle automatically.

RFLV is a bit which defines the output level for REFRQ signal.

Fig. 4-2 indicates the circuit configuration. Output is determined logically as in Chart 4-5.

The RFLV bit becomes master RFLV output at read time and is written for RFLV slave. Writing of master RFLV is carried out when refresh timing takes places.

Use of the RFLV bit enables support of power down self refresh mode for pseudo-SRAM.

Data Line

RD WR

REFRQ

REFRQ

REFRQ

refresh timing

RFEN

RFEN

RFEN

REFRQ

Fig. 4-2 Control Circuitry Using RFLV Bit

Table 4-5 Output Level for REFRQ Signal

RFLV	RFEN	REFRQ condition
0	0	0
0	1	0
1	0	1
1	1	refresh pulse output



Insertion of refresh cycle is carried out when RFEN bit goes to 1. At this time, MREQ, MSTB, and IOSTB go to high level, refresh address is output to A0-A8 and the high level is output to A9-A19, and refresh pulse is output from REFRQ pin.

Care must be taken when using the bit operation instructions as the RFLV bit does not go to read data up to the following refresh timing even with write.

4.4 Bus Usage Privileges

The priority for bus usage privileges for the µPD70322/70320 is as follows:

(1) Refresh cycle (see 4.3)

The refresh cycle will always take place if insertion of the refresh cycle is enabled. However, if insertion of refresh cycle at time of hold mode is enabled during hold mode, HLDAK signal is forced to high level and refresh cycle is carried out while waiting for HLDRQ signal to go to low level.

(2) Hold mode (see 4.2)

The system goes into the hold mode except during execution of one instruction following BUSLOCK prefix and during interrupt acknowledgement cycle.

- (3) DMA cycle (see 5)
- (4) Normal bus cycle

However, other requests are temporarily retained in the following cases:

- During execution of interrupt acknowledgement cycle and processing related to it.
- During execution of instructions with BUSLOCK prefix. Bus will not operate during stop mode. (See 11, Chart 11-2 for bus conditions).

4.5 Bus Timing

Figs. 4-3 through 4-10 show principal bus timings (exept for DMA)






Fig. 4-9 Memory Write Cycle (During operation with READY terminal)




Fig. 4-10 Refresh Cycle (During insertion of 1 wait state)




Fig. 4-11 Bus Hold Accept and Release Timing




Fig. 4-12 Refresh Cycle during Hold Mode (0 number of wait states)







Fig. 4-13 HOLD Accept and Release during HALT Mode



μPD70320/22



5 DMA Controller

There is a built-in two-channel DMA controller which can directly specify 1 megabyte memory space in the $\mu PD70322/70320$.

5.1 Pin Functions

The DMA controller provides pins with the following functions. These pins can all be used in conjunction with the port; therefore it is necessary to put the bit of the corresponding port 2 mode control register (PMC2) during use to 1.

(1) DMARQ 0, DMARQ 1 (P20, P23).

Active high DMA request input pin.

(2) DMAAK 0, DMAAK 1 (P21, P24).

An active low DMA response signal pin. However, there is no output during memory-to-memory DMA transfer (burst mode, single step mode).

(3) TC 0, TC 1 (P22, P25).

An active low DMA completion signal output terminal. It is output when TC0 or TC1 of the DMA service channel are 0.

5.2 DMA Operation

There are four types of DMA transmit mode in the μ PD70322/70320. Functions of each transfer mode are indicated in Table 5-1.

Table 5-1 Transfer Mode Functions

Mode	Transfer type	Function	DMA start	DMA Stop	Interrupts	During HALT	DMA request during DMA operation
single step	memory to memory	alternately repeats exe- cution of 1 instruction and 1 DMA transfer for a specified number of times only using 1 DMA request	○ DMA rising edge ○ setting TDMA bit of DMA control register	software	receive all	carries out specified number of DMA transfers	DMA channel 1 is either retained or interrupted and then carries out channel 0 DMA.
burst	to	carries out successively a specified number of DMA transfers using 1 DMA request	DMARY rising edge setting of TDMA bit of DMA control register	NMI input only	can receive NMI only	carries out specified number of DMA transfers	New DMA'S are held until DMA transfer is finished
single transfer	memory to I/O	carries out one DMA transfer each time DMA requests are generated	O DMARQ rising edge	software control	receive all	same as usual	DMA request is processed after current DMA transfer is completed
demand release	memory to I/O	carries out transfer during high level period of DMARQ pin	O DMARQ high level	 stopped at low level of DMARQ during DMA transfer all others use soft- ware control 	onot accepted during DMA transfer in all other cases, all interrupts accepted	same as usual	New DMAs are held until DMA transfer is finished



In memory-to-memory DMA transfer, DMAAK signal is not output. In memory-to-I/O DMA transfer, DMAAK signal is output for every 1 DMA cycle.

The programmable wait function (see 4.1) is effective even during DMA transfer. In memory-to-memory transfer the specified wait state is inserted at every transfer destination and transfer source. In memory-to-I/O transfer a wait state which is slow between memory and I/O is inserted so as to complete one transfer in one bus cycle.

The bus hold function and refresh function are effective even during DMA transfer and DMA transfer is interrupted by them.

All interrupts which were generated and could not be received during DMA transfer are reatained.

DMA transfer during HALT mode can be carried out if there are requests. When DMA transfer has ended, it returns to HALT mode. If DMA transfer end interrupt occurs when it returns to HALT mode, the HALT mode is released.

Channel 0 is given priority when DMA requests are generated at the same time.

When DMA transfer is ended (when a specific number of DMA transfers is executed), it can generate an interrupt.

5.3 DMA Control Registers

The DMA mode register and DMA control register help to program the specification of DMA transfer mode. The DMA service channels are mapped in internal RAM in order to specify transfer destination, transfer source and number of transfers. There are also registers for interrupt control and they are provided for each channel.

5.3.1 DMA Mode Registers (DMAM0, DMAM1)

These are bit registers which designate DMA transfer mode. The DMAMn register (n=0,1) can be accessed with 8/1-bit Read/Write operations by memory access.

Symbo (channel 0) DMAMO		6	5	4	3	2	1	0	address
(Chainer of Transact	MD2	MD1	MD0	11	EDMA	TDMA	0	0	
(channel 1) DMAM1	, · L		<u> </u>			Ĺ		L	FA3H

MD2

MD1

MD0

are bits which specify transfer mode

MD 2	MD 1	MD 0	Transfer Mode
0	0	0	single step mode
0	0	1	demand release mode (I/OMemory)
0	1	0	demand release mode (MemoryI/O)
0	1	1	disable
1	0	0	burst mode
1	0	1	single transfer mode (I/OMemory)
1	1	0	single transfer mode (MemoryI/O)
1	1	1	disable

M A bit which specifies whether transfer processing is to be carried out by byte or by word.

EDMA A bit which specifies enable or disable for DMA transfer.

1 indicates enable, 0 enable disable. This bit is automatically cleared (0) when the DMA service channel terminal counter (TC) is 0.

TDMA Transfer Start Bit

This is effective only with single step mode or burst mode. DMA is started up when 1 is written into this bit. (However, only when EDMA is set (1)). Read level for this bit is always 0. It is insignificant with demand release mode and single transfer mode.






Fig. 5-1 Format for DMA Mode Registers (DMAM0, DMAM1)

5.3.2 DMA Control Registers (DMAC0, DMAC1)

These are 8-bit registers which specify the influence on the source address and destination address in DMA transfer. The DMAC register (n=0,1) can be accessed with 8/1-bit Read/Write operations using memory access.

DMACn register contents are retained during RESET and are undefined.

As fig. 5-2 indicates, bit 1.0 (PS1, PS0) of DMACn register specifies the influence on the source side address offset value.

symbol n address 1 ×× FAOH DMAC0 (channel 0) PD1 PD0 PS1 0 O 0 PS₀ DMAC1 (channel 1) ××FA2H PS1/PD1 PS0/PD0 update mode for address offset value O increment of address offset value O decrement of address offset value 0 n not used

Fig. 5-2 Format of DMA Control Register (DMAC0, DMAC1)


5.3.3 DMA Service Channel

This is used to specify transfer source, transfer destination, and number of transfers used in DMA transfer and it is mapped in internal RAM. The internal RAM addresses are assigned as follows: channel 0 to XXE00H-XXE07H and channel 1 to XXE08H-XXE0FH (XX is the value designated by IDB register). Care must be taken with these areas as they are assigned to the same areas as macro-service channel 0 and 1 as well as register bank 0.




Designation of addresses for DMA source side and destination side is the same as the method for normal memory access and is specified by offset from segment and segment. However, only the higher 8 bits of the segments can be specified and the lower 8 bits are fixed to 0. Only this offset can be changed when changing the address using DMA transfer. As a result, a 64K-byte transfer is possible as far as any number of transfers goes, and when DMA transfer of data exceeds 61441 bytes (61441 times during byte transfer, 30720 times during word transfer), and care must be taken as there are cases in which it cannot be processed by a series of DMA transfers using addresses of transfer source and transfer destination. However, it is wise to be cautious even in cases in which data do not exceed 61441 bytes when segment and offset value are initialized. Fig. 5-3 shows configuration of DMA service channel; Fig. 5-4 shows method generation of DMA addresses.

Fig. 5-3 Format of DMA Service Channel



- SAR (+0H): specifies offset (least significant 16-bit of address of DMA transfer source side.
- DAR (+2H): specifies offset (least significant 16-bit) of address of DMA transfer destination side.
- DARH (+4H): specifies most significant 8-bit of segment value of DMA transfer destination side.
- SARH (+5H): specifies most significant 8-bit of segment value of DMA transfer source side address. However, the least significant 8-bit for the segment value is 0 fixed.
- TC (+6H): specifies number of DMA transfers.

Fig. 5-4 Method of DMA Address Generation



DMA service channel 0 is assigned to XXE00H and DMA service channel 1 is assigned to XXE08H (XX is value designated by IDB register).

The DMA service channel is automatically changed by DMA operations. TC value is decremented by 1 for every DMA transfer (byte data and word data are the same.).

Address offset value is changed in accordance with mode specified by DMA control register (DMACn): ± 1 or unchanged for byte data, ± 2 or unchanged for word data.

5.3.4 DMA Interrupt Request Control Registers (DIC0, DIC1).


These are 8-bit registers for control of interrupts generated by completion of a DMA transfer. Interrupt is generated when terminal counter (TC)=0.

The DICn (n=0,1) registers can be accessed with 8/1-bit Read/Write operations using memory access. The DICn register is initialized at 47H at reset time.

The macro-service functions are not supported in these interrupts. The DMA transfer completion interrupt of channel 0 (INTD0) and channel 1 (INTD1) form one group, the channel 0 taking a higher interrupt priority. INTD0 control is carried out by using the DIC0 register and the vector is 36. INTC1 control is carried out by DIC1 and the vector is 37 (see 2.4.5).



Fig. 5-5 Format of DMA Interrupt Request Registers (DIC0, DIC1).



(Note) The DIC1 register bit 2-0 is fixed at '1' using hardware. Bit 2-0 is a bit field (PR2-0) which specifies interrupt request priority by group and forms one group with the DIC0 register. The priority of the DIC1 register interrupt requests conforms to the setting of the PR2-0 bit of the DIC0 register.

The DF0/DF1 bit is an interrupt request flag for DMA transfer completion and the DMK0/DMK1 are masked bits for DMA transfer completion interrupt. For description of other bit fields, see 3.7.

5.4 DMA Transfer Timing

Fig. 5-6 through 5-9 illustrate principal DMA transfer timing.

Fig. 5-6 Timing of burst mode (timing for 1 wait state insertion for transfer destination and no wait state insertion for transfer source when starting DMA using DMARQ signal when TC=1).






Fig. 5-7 Single Step Mode




Fig. 5-8 Single transfer mode (memory--I/O, no wait)

CLK-A0-A19 D0-D7 • MREQ MSTB. IOSTB: DMARQO / DMAAKO R/W

Fig. 5-9 Demand Release mode (I/O--memory I/O; 1 wait, memory: no wait)







Fig. 5-10 Memory to Memory transfer mode



DMA TRANSFER CYCLE

0 WAIT → 12 CLOCKS 1 WAIT → 12 CLOCKS 2 WAIT → 14 CLOCKS





6. Clock Generation Circuit

The Clock generation circuit supplies all types of clock to the CPU and to peripheral hardware and is a circuit which controls the CPU's operation mode. 6.1 Configuration of clock generation circuitry Clock generation circuit is configured as in Fig. 6-1

 16-bit timer **f**clk O baud rate generator **f**CLK frequency O refresh circuit waveform divider adjustment XI clock selector TBF generation time base counter (20) circuit CG CLK PRC PCK0 CLKOUT P07 PCK1 TRO 210/fCLK, 213/fCLK, 216/fCLK, 220/fCLK pus TB1 interval specification for time base interrupt nternal ٥ 0 RAMEN 0 fx: oscillation frequency fclk: system clock frequency PRC: processor control register TBF: time base interrupt request flag

Fig. 6-1 Block diagram of clock generation circuit

The clock generation circuit uses a crystal oscillator connected to X1 and X2 pins or a ceramic oscillator. Clock generation circuit output undergoes a "waveform adjustment" (1/2 "frequency division"), selects "frequency division" ratio and is used as a system clock (CLK).

CLKOUT: system clock output flag

used as a system clock (CLK).

The CLK "frequency division" ratio can select oscillation frequencies of 1/2, 1/4, and 1/8 by specifying bit 0, 1 (PCK0, PCK1) of the processor control register (PRC).

Low-speed use of clock guarantees long periods of stable operation even if the voltage of a battery-driven system decreases.

6.2 Processor Control Register (PRC)

The PRC register is an 8-bit register which carries out concentrated control of CPU operations clock, time base interrupt periods, internal RAM access and other items related to the CPU and internal system control.

The PRC register can be accessed with 8/1-bit Read/Write operations using memory access.

It is initialized at 4EH using RESET input.


The PCK0,1 bits determine the system clock "frequency division" ratio. After "frequency division" of the frequency of the oscillator via PCK0,1, it is used as system clock (CLK).

The TB0,1 bits specify the time base interrupt interval. Four types of long interval time can be selected by using the TB0,1 bit.

The RAMEN bit controls enable for internal RAM access. It makes no distinction of internal RAM address in disable conditions (RAMEN bit "0") and accessing is always the object of external memory. When RAM is referenced as a register, internal RAM is always the object of accessing.



Fig. 6-2 Format of Processor Control Register (PRC)





7 Time Base Counter

The μPD70322/70320 stores a long interval timer function for clock function.


7.1 Configuration of Time Base Counter

Configuration of time base counter is illustrated in Fig. 7-1.

The time base counter is configured of 20 "frequency dividers" which divide the frequency of the system clock (CLK). The "frequency divider's lower side of the tap output is used for time count clock, baud rate generation input clock, refresh timing generation and refresh address generation. Of the 20 tap outputs, output taps 9, 12, 15, and 19 are used for time base interrupts.

The time base counter is cleared 00H only by RESET input and afterwards it is always incremented continuously.


Fig. 7-1 Configuration of Time Base Counter



7.2 Specification of Time Base Interval

The interrupt request interval time which is generated from the time base counter can be selected from four types (as indicated in Fig. 7-2) using bit 2,3 (TB0,1) of the processor control register (PRC).

Fig. 7-2 Interval Timer Mode of the Processor Control Register (PRC)



Note: time immediately after setting TB0, 1 bit until generation of initial interrupt request is undefined.

7.3 Time Base Interrupt Request Control Register (TBIC)

The TBIC is an 8-bit register used to carry out mask control for interrupt requests generated from the time base counter. TBIC can be accessed with 8/1-bit Read/Write operations using memory access.

TBIC is initialized at 07H using RESET input.



Fig. 7-3 Format of time base interrupt request control register (TBIC)

symbol	7	6	5	4	3	2	1	0	address
твіс	TBF	твик	0	0	0	1	1	1	×× FECH

Interrupt requests are generated once the output tap of the time base counter specified by processor control register (PRC) has gone to high level and the interrupt request flag (TBF) is set.

The TBIC bit 4.5 is fixed "0" and there is no context-switching function or macro-service function using the timer base counter interrupt. The TBIC bit 0-2 are fixed at "1", priority of time base interrupt (INTTB) is "7" fixed, and is fixed at the lowest position even among the other interrupts which have priority 7. Multiprocessing control, is accepted, however.



8. Serial Interface

8.1 Configuration of Serial Interface

The $\mu PD70322/\mu PD70320$ has two serial interface channels with built-in special baud rate generators. The serial interface has two types of operational mode: an asynchronous (start/stop transmission) mode which takes data bit synchronization and charakter synchronization using start bit in the asynchronous mode and an I/O interface mode which carries out data transmission by synchronizing in the serial clock which has been controlled in the same way as the $\mu COM-87$ group and other serial data transmission modes.

Fig. 8-1 gives a configuration diagram once for setting of serial interface asynchronous mode and once for I/O interface set-up.

The serial interface part is comprised of serial data input (RxDn), serial data output (TxDn), serial clock output (SCKO) transmission-enabling control input terminal (CTSn1), a transmission controller, an 8-bit serial register for send/receive, a transmission buffer (TxBn), a receive buffer (RxBn) and a baud rate generator.

It has serial registers and serial buffers for each transmission and receiving so that the transmission and reception can be carried out independently (all overlapping operations are possible). The CTSn terminal has functions for the receive clock input/output terminal during I/O interface mode so that all serial operations are possible and may overlap, even in I/O interface mode.





Fig. 8-1 Configuration of Serial Interface





8.2 Asynchronous Mode


During asynchronous mode, the specification of character length, number of stop bits, parity enable, odd/even parity is made by the serial mode register (SCMn).

(1) Transmission

In transmission operations bit 7 (TxRDY) of serial mode register (SCMn) is set (1) and the CTSn terminal goes to transmit enable condition at active time (0).

- There are three methods of transmission start:
- (i) transmission buffer (TxB) is set up in transmission condition when empty which generates transmission completion interrupt requests and carries out transmission data write operations to the transmission buffer within interrupt processing.
- (ii) when transmission data are transmitted to transmission buffer at transmission enable condition, this transmission data are continuously sent after the preceding transmission operation has ended.
- (iii) in transmission disable condition, transmission data are writen beforehand in transmission buffer and the data reatined in the transmission buffer are sent afterwards when it is put in transmission enable condition.
- *: there are no restrictions as such in the procedure for setting up the transmission enable condition; it is possible to make TxRDY=_1" active and set it at TxRDY=_1".

In the transmission data format, one data frame is comprised of start bit, character bit, parity bit and stop bit as the following figure indicates; the data transmitted is sent from the TxDn terminal starting with least significant bit (LSB). The TxDn terminal is in mark condition (1) during transmit disable or when it has no data which it is transmitting to serial register.





When the transmission buffer becomes empty the interrupt request for transmission completion is immediately generated and the transmission buffer goes to empty condition due to RESET input. When it is set to transmission enable condition at this time, the interrupt requests for transmission completion are generated. When transmit data from the transmit buffer are sent to the shift register by starting transmission operations, the transmission buffer goes to empty condition and there interrupt requests for transmission completion are generated.

Each time an interrupt request for transmission completion is generated continuous data transmission is possible by writing the transmission data in the transmission buffer without the mark condition (1) becoming inserted.

While transmission operations are being carried out the data being transmitted are sent one frame at a time until the end of the data or when switched to transmit disable condition. However, when new transmission data have already been written into the transmission buffer, sending from transmission buffer to shift register is disabled and transmission buffer contents are retained as they are. When it is again set to transmit enable condition, the transmission buffer contents coinciding with this timing are sent to shift register and interrupt request for transmission completion are generated at the same time that transmission has started.


(2) Receiving

In receiving operations, it goes to receive enable condition when bit 6 (RxE) of serial mode register (SCMn) is set (1). (In receive disable condition (RxE=0) the hardware for receive is in a standby condition).

Sampling is carried out on the RxDn terminal input using the input clock to the baud rate generator; when the trailing edge is detected, receive operations are started up and a receive baud rate generator is started. When a RxDn pin input low level is detected using the initial timing signal from the receive baud rate generator, receiving operations are carried out after they have been recognized as a start bit. When high level has been detected by the initial timing signal, the baud rate generator is initialized without having recognized a start bit and operations are suspended.

Sampling of receiving data is carried out through synchronization with rise of a shift clock after the start bit has been detected, as indicated in the following figure.

Sampling timing of receive data



The receive interrupt requests are generated when the receive data from the shift register are sent to receive buffer (RxBn) when reception of data whose character length has been specified by serial mode register bit 3 (CL) has ended. During reception, receive error flag is set and receive error interrupt requests are generated, a parity check of even and odd numbers is carried out (when parity 1 bit=1*), and if they do not match (parity error), or when stop bit is low level (framing error), or when receive buffer is full and the subsequent data are sent to receive buffer (overrun error). (See 8.6). Note: The PRTY1 bit is Bit 5 of the serial mode register.

8.3 I/O Interface Mode

I/O interface mode is identical to the µCOM-87 serial interface and is effective either when expanding I/O to external parts or when connecting peripheral controllers (A/D converter, LCD controller).

When using I/O interface mode, data transmission is carried out starting with the most significant bit (MSB) with 8-bit fixed character length and without parity bit. I/O interface mode is used on channel 0.


(1) Transmission

Transmission operations go to transmit enable condition when bit 7 (TxE) of serial mode register is set.

The SCKO terminal becomes transmission clock output pin in I/O interface mode. As with asynchronous mode, there are three types of transmission operation start-ups as follows:

- (i) when transmission buffer (TxBO) is in empty condition, an interrupt request for transmission completion is generated by setting the buffer in transmit enable condition, and transmission data write operations to transmission buffer are carried out.
- (ii) when transmission data are sent to transmission buffer (TxBO) in transmit enable condition, when the preceding transmission operation is completed, this transmission is continuously sent.
- (iii) in transmit disable condition, transmission data are written in transmission buffer beforehand and when buffer is later put in transmit enable condition, the data retained in transmission buffer (TxBO) are sent.





Interrupt requests for transmission completion are generated as soon as transmission buffer (TxBO) is empty. Transmission buffer (TxBO) goes to empty condition due to RESET input. At this time, when it is set at transmit enable condition, interrupt requests for transmission completion are generated. When transmission data from transmission buffer (TxBO) are sent by starting transmission operations, the transmission buffer goes to empty condition and an interrupt request for transmission is generated.

(2) Receive


In receive operations, when bit 6 (RxE) in the serial mode register is set (1), it goes to receive enable condition. Receive data are input to serial register on receive clock rising edge. When the serial register receives 8-bit data, data are sent from the serial register to the receive buffer (RxBO) and an interrupt request for receive completion is generated.

Receive clocks in I/O interface mode are selected from both the external receive clocks and from the internal receive clocks by specifying bit 2 (RSCK) of the serial mode register (SCM0).

The CTSO terminal also functions as an input/output pin during I/O interface mode. Receive error flag is set and the interrupt request for receive error are generated at receive time when the receive buffer is full (RxBO) and when the following data have been sent to the receive buffer.

8.4 Serial Mode Register (SCM0, SCM1)

The SCMn register (n = 0, 1) is an 8-bit register which specifies the transmission mode for the serial interface and is set up at both channel 0 (SCM0) and channel 1 (SCM1). The assigned meanings of bits 7 to 2 on the SCMn vary according to specification of bits 1, 0 (MD1, MD0)



MD1 and MD0 bits are bit fields which specify transmission mode of serial interface. When they are set at MD1, MD0 = 0, 1, they go to asynchronous mode; when set at MD1, MD0 = 0, 0, they go to I/O interface mode. However, I/O interface mode can be set up only in SCM0.

SCMn can be accessed by 8/1-bit Read/Write operations by using memory access.

These registers are cleared to 00H by RESET input.

(1) Setting up of asynchronous mode

RxEla bit which carries out receive enable control.

When placed in receive disable condition (RxE=0) during receive operations, receive processing is interrupted and no interrupt requests for receive completion are generated.

SLa bit which specifies stop bit

When SL bit is reset (0), the stop bit is 1 bit and it is 2 bits when set (1).

CLa bit which specifies character length.

When CL bis is reset (0) it is 7 characters long and 8 characters long when set (1).

PRTY0 PRTY1 bits which specify parity assignment.

PRTY0, 1 bits specify no parity, odd and even number parity, and 0 parity 0 parity makes parity bit "0" during transmission and ignores it during receive.

[IXRDY] is a bit which controls transmission enable condition.

When CTSn pin is low level and when TxRDY=1, it causes the transmit enable condition.



symbol address 7 6 5 4 1 0 SCM0 ××F68H TxRDY PRTY1 PRTY0 CL SL 0 1 SCMI ××F78H specification of stop bit length 0 1 stop bit 2 stop bits 1 character length specification 0 7 bits 8 bits parity assignment specification PRTY PRTY parity specification no parity 0 0 parity* 1 odd parity even parity 1 *0 parity means that parity bit is 0 at transmission time and ignored at receive time receive enable control receive disable condition O 1 receive enable condition transmission enable condition

Fig. 8-2 Format for Serial Mode Register (SCM0, SCM1) \dots when setting up Asynchronous Mode

(2) Setting up of I/O Interface Mode

RSCK a bit which specifies source of serial receive clocks

When RSCK bit is reset (0), receive operations are carried out by external receive clock; when RSCK bit is set (1), receive operations are carried out by internal receive clock. Input/output for receive clock is carried out by CTSO pin.

[ISK] an output trigger bit for receive clock.

transmission disable condition

When CTSn terminal is low level

transmission enable condition

0

1

This is effective only when RSCK bit is set (1) and eight receive shift clocks are output from CTSO terminal by write operation of 1 to TSK bit.

RxE a bit which carries out receive enable control.

When RxE bit is set (1), it goes to receive enable condition; when reset (0), it goes to receive disable condition. When put in receive disable condition during receive operations, receive processing is interrupted at that point, and no interrupt requests for receive completion are generated.

TXE a bit which carries out transmission enable control.

When TxE bit is set (1), it goes to transmission enable condition; when is is reset (0), it goes to transmission disable condition.



When transmission data are written into transmission buffer during transmission enable condition (TxE=1), corresponding serial transmission is started after completion of running transmisson, and started immediately if no transmission is being carried out. When transmission data are written into transmission buffer during transmission disable condition (TxE=0), serial transmission is not carried out, and data in the transmission buffer is retained unchanged. Afterwards, transmission processing of transmission data retained in the buffer is started at the same time when switching to transmission enable condition takes place.

Even if the TxE bit is reset (0) (transmission disable condition) during transmission operations, transmission operations are carried out until completion. However, the next transmission data which have already been stored in the transmission buffer at the point when it has been set to disable condition, the transmission following this transmission is omitted and the data are remaining in the buffer.




Fig. 8-3 Format for Serial Mode Register (SCM0) I/O Interface Mode

8.5 Baud Rate Generator

The baud rate generator is an 8-bit timer for the serial interface which generates shift clocks for transmission and receive. Each channel is provided with an own baud rate generator for transmission and receiving. The baud rate is the same both transmission and receiving and the baud rate is determined by writing the value to the baud rate generator register (BRGn).

The specification of the input clock for the baud rate generator is done by selecting the time base counter (see 7.1) output tap using the PRS3-0 bits of the serial control register (SCCn). The serial interface shift clock uses the baud rate generator output signals which have been divided by two. Setting up the baud rate generator for the transmit rate the parameter values satisfy the following formula:

$$B \times G = 106 \times \frac{CLK}{2n+1}$$

µРD70320/22



Where the parameters are defined as follows:

B: transmission baud rate (bps) $B = 110, \dots, 9600, 19200 \dots$

G: set value for baud rate register (BRGn) (1--G--255)

n: Input clock specification number (0--n--7) for baud rate generator specified by serial control register (SCC).

CLK: system clock frequency (MHz)

Based on the above formula, the set values for the baud rate generator for all standard transmission baud rates when using a 10MHz crystal attached to the outside are as follows.

Chart 8-1 Set values for Baud Rate Generator (for reference)

 $fCLK = 5MHz (= \frac{1}{2} fx; fx = 10 MHz)$

		OLI.	
transfer baud rate	n	set value G for BRGn register	error (%)
110	7	178	0.25
150	7	130	0.16
300	6	130	0.16
600	5	130	0.16
1200	4	130	0.16
2400	3	130	0.16
4800	2	130	0.16
9600	1	130	0.16
19200	0	130	0.16
38400	0	65	0.16
1.25M	0	2	0

n: input clock specification number of baud rate generator

8.5.1 Serial Control Registers (SCC0, SCC1)


The SCCn register (n=0, 1) is a register which controls serial interface transmission rate. SCCn can be accessed by 8/1-bit Read/Write operations using memory access.

It is initialized at 00H using RESET input.

It specifies the output tap of the time base counter which is input to the baud rate generator in the PRS3-0 bit field.



Fig. 8-4 Format for Serial Control Registers (SCC0, SCC1)



fCI K: system clock frequency

8.6 Serial Error Processing

The following three types of serial interface errors during reception can be detected.

- (i) Parity error (asynchronous mode)
 - Transmit parity and receive parity are different.
- (ii) Framing error (asynchronous mode)
- Stop bit is not detected.
- (iii) Overrun error (asynchronous mode, I/O interface mode).

Before taking over the previous receive data from RxB, the following reception is completed.

8.6.1 Serial Error Registers (SCE0, SCE1)

These are 8-bit registers which indicate three types of error flag conditions corresponding to each receive error. Both channel 0 and channel 1 are provided with them.

SCEn (n=0,1) can be accessed only by 8-bit Read operations using memory access.

SCEn is initialized with 00H during RESET.

ERPniParity error flag

ERP flag is set when transmit parity and receive parity do not agree and is reset (1) during receive data read from receive buffer.

ERFn Framing error flag

ERF flag is set (1) when stop bit is not detected and reset (0) during receive data read from receive buffer.

EROn Overrun error flag

ERO flag is set (1) when before receiving the preceding receive data from RxB the next receive is completed, and reset (0) during receive data read from receive buffer.

RxDn is a bit which checks receiver terminal input condition using RxB bit.

The serial error register (SCEn) is initialized at 00H using RESET input.



symbol address 2 0 X X F6BH SCE0 (channel 0) RxDn 0 0 0 n ERP FRF. ERO SCE1 (channel 1) ××F7BH overrun error flag reset (0) during receive data read from receive buffer Set (1) when the next receive data is transferred to the receive buffer (RxB) before the previous data has been read out framing error flag reset (0) at time of receive data read from receive buffer set (1) when stop bit is not detected parity error flag reset (0) at time of receive data read from receive buffer set when transmission pariy and receive parity do not correspond receive pin condition checks receiver terminal input condition with RxB bit

Fig. 8-5 Format of Serial Error Registers (SCE0, SCE1)

8.7 Break Detection Function

The μPD70322/70320 can be used to detect circuit break condition using software processing (asynchronous-mode only). Procedures for detecting a break condition are as follows:

(1) generation of receive error interrupt using the first framing error.

Receive data are checked inside receive error processing routine and are confirmed to be 00H.

At the same time, receive error flag is checked and the framing error is confirmed.

(2) generation of receive error interrupt using second framing error.

Framing error is again generated during break condition.

Receive data is again 00H, and continuous reception of 00H data which accompany framing error as well as confirmation of direct pin condition using bit 7 (RxDn) of serial error register (SCEn) are used to decide that the circuit is in break condition.

8.8 Interrupt Requests for Serial Interface

There are three types of interrupt requests which are generated by the serial interface and which correspond to the two channels: interrupt requests for transmission completion, for receive completion, and for receive error.

8.8.1 Control Registers for Interrupt Requests (SEICn, SRICn, STICn) n=0,1

These are registers which control three types of interrupt requests generated from the serial interface: interrupt requests for receive error (SERn), for receive completion (SRFn), and for transmission completion (STFn). The three control registers for interrupt requests form one group and can be applied a priority specified for the serial interface interrupt request. The priorities inside the group are decided using hardware in the following way:

SEFn > SRFn > STFn

when SEF = 1, SRF is always set.






Fig. 8-6 Interrupt Control Registers (SEICn, SRICn, STICn) (n=0,1)

(Note) The SRICn and STICn bits 2-0 are fixed at '1' using hardware. Bit 2-0 is a bit field (PR2-0) which specifies priority of interrupt requests according to group and form a group within SEICn. Interrupt request priority for SRICn and STICn conform to set-up of PRs-0 of SEICn.

Bits SEFn, SRFn, and STFn are interrupt request flags and are all set (1) respectively according to generation of receive error, receive completion, and transmission completion, and are reset, by acceptance of interrupt requests or by software. See 3.7 for description of other bit fields.


SEICn, SRICn, and STICn can be accessed by 8/1-bit Read/write operations using memory access. SEICn, SRICn, and STICn are initialized at 47H using RESET input.

8.8.2 Macro-Service Control Registers (SRMSn, STMSn) n=0,1

SRMSn is an 8-bit register which specifies macro-service processing mode which accompanies receive completion of serial interface. STMSn is an 8-bit register which specifies the macro-service processing mode and the channel which accompany the transmission completion of the serial interface. SRMSn and STMSn correspond to the two serial interface channels.

SRMSn and STMSn can be accessed by 8/1-bit Read/Write operations using memory access. See 3.4.3 for description of each macro-service regsiter bit.

Fig. 8-7 Format of Macro-Service Control Register (SRMSn, STMSn) n=0,1





9. Timer Unit

The μPD70322/70320 timer unit can be used as an interval timer, a one shot timer, and as a square wave output.


9.1 Configuration and Operation of Timer Unit

The timer unit is comprised of two 16-bit timer registers, two 16-bit modulo/timer registers and an 8-bit timer control register. Configuration and operation of each operational mode are described as follows.

(1) Interval timer mode

When timer unit is set up in interval timer mode, both timers 0 and 1 can be used as in Fig. 9-1.

Fig. 9-1 Configuration of Timer Unit during Interval Timer Mode




Interval timer mode is specified by timer control register (TMCO) and when TSO bit is set (1), the MDO register value is loaded into the TMO register, and the clock specified by TCLKO is down counted. When an underflow is generated during down count, the MDO register value is again reloaded into the TMO register and the down count is again repeated.

The same down count operations are executed for register of timer 1.

(2) One shot timer mode

When timer unit is set up in one shot timer mode, channel 0 is used as indicated in Fig. 9-2. However, it is still possible to operate timer 1 (channel 1) simultaneously as an interval timer.

Fig. 9-2 Configuration of Timer Unit during One Shot Timer Mode




The one shot timer mode is specified by the timer control register (TMCO) and when TSO/MSO bit is set (1), the TMO/MDO register down counts clocks specified by TCLKO/MCLKO bit. When an underflow is generated during counting, the count operations are suspended. TMO/MDO register is suspended while retaining 000H.



9.2 Timer Control Registers (TMC0, TMC1)

The TMCO register is an 8-bit register which controls operations of TMO and MDO registers. The TMC1 register is an 8-bit register which controls operations of TM1 and MD1 registers.

TMC0 and TMC1 registers can be accessed by 8/1-bit Read/Write operations using memory access. They are initialized at 00H using RESET input. TMC0 and IMC1 registers have different formats as shown in the following figures.



Operational mode for timer 0 and timer 1 which are comprised respectively of TM0 and MD0, and TM1 and MD1 are specified by bits 0, 1 (MOD0, 1) of TMC0 and TMC1 registers.

MOD0 and MOD1 are bits which specify the operational modes for timer 0 and timer 1.

When MOD0 = 0 and MOD1 = 0, the interval timer operation mode is set. When MOD0 = 1 and MOD1 = 0, the one-shot timer.

er mode is set.

During the interval timer operation mode, TM0 and TM1 work as timer registers which down-count the set values, where as MD0 and MD1 work as modulo registers which retain the set values for the intervals. Under the one-shot timer operation mode both TMO and MDO work as timer registers down counting the set values. The timer 1, however has ists TMC1 bits 0

and 1 fixed as "0", capable of operating only as an interval timer.

As a result, timer 0 can operate as a 16-bit interval timer or as two 16-bit one shot timers comprised of TMO and MDO using TMCO register. Timer 1 can be operated as a 16-bit interval timer comprised of TM1 and MD1 using TMC1 register.

Timer 0 can also output rectangular waves to the TOUT pin using the TMCO register. However, TOUT pin used with P15 to output rectangular waves to TOUT pin so that bit 5 (PMC15) of port 1 mode control register must be put on control mode.

ALV is a bit which specifies the active level for TOUT pin output.

The active level of TOUT pin output when ENTO bit is reset (0) goes to low level when ALV bit is reset (0) and high active when set (1).

ENTO is a bit which specifies operations for square waves output to TOUT pin.

When ENTO bit is reset (0), the TOUT pin level is specified by ALV bit. When ENTO bit is set (1), the TOUT pin level is reserved every time the interrupt request flag of the timer unit is set.

Descriptions of other bits of TMC0 and TMC1 registers are given according to operational mode as follows.

TCLK is a bit which specifies TMn register count clock.

Chart 9-1 gives reference values for system clocks with 5MHz frequency.

TSn is a bit which controls the operations of timer n.

Timer Mode

When TSn bit is set (1), the value of the MDn register is set into the TMn register and the down count of TMn register is started. When the TSn bit is cleared (0) the TMn register down count is suspended with TMn and MDn register contents retained unchanged.

During down count, underflow is generated and when TSn bit is set (1) again, the value of MDn register is again reloaded into the TMn register and down count operations are restarted.

Chart 9-1 Count Time (n=0,1) for Timer Register (TMn) During Interval

 $f_{C1} K = 5 MHz (= \frac{1}{2} f_{X}; f_{X} = 10 MHz)$

 iei woue		ICEN TIME	,
TCLKn	count clock	resolution	full count
0	f _{CLK} /6	1.2 μs	78.6 ms
1	f _{CLK} /128	25.6 μs	1.7 s



(2) One Shot Timer MOde (MOD0=1, MOD1=0) However, timer 0 only.

TCLK is a bit which specifies TMO register count clock.

Table 9-2 indicates reference values when system clock frequency (TCLK) is 5MHz.

TSO is a bit which controls TMO register operations.

When TSO bit is set, it is down counted from values of TMO register which have been retained at that time; TSO bit is cleared (0) by underflow generation, and count operations are suspended. When TSO is cleared (0), count is suspended while retaining TMO register value unchanged.

MCLKO is a bit which specifies MDO register count clocks.

Table 9-2 indicates reference values when system clock frequency (CLK) is 5MHz. When it is specified in interval timer mode, the MCLKO does not affect the count operation.

MSO is a bit which controls count operations for MD register.

When MSO bit is set (0), it is down counted from the MDO register values which are retained at that time; MSO bit is cleared (0) by underflow generation and count operations are suspended. When MSO bit is cleared (0), count is suspended while MDO register values are retained unchanged.

The MSO bit does not affect count operations during interval timer operations.

Chart 9-2 Count Time for Timer Register 0 (TM0) and Modulo Timer

Register 0 (MD0) During One Shot Timer Mode $f_{CLK} = 5MHz (= \frac{1}{2} f_X ; f_X = 10 MHz)$

TCLK0 MCLK0	count clock	resolution	full count
0	f _{CLK} /12	2.4 µs	157.3 ms
. 1	f _{CLK} /128	25.6 µs	1.7 s

Note: the TM0 register has different count clocks depending on whether it has been specified in interval timer mode or specified in one shot time mode.



Fig. 9-3 Format of Timer Control Register 0 (TMC0)







Fig. 9-4 Format of Timer Control Register 1 (TMC1)



9.3 Timer Unit Interrupt Requests


Three interrupt requests (TMF0-2) are generated from the timer unit. The generation condition for the interrupt requests coming from the timer unit differ according to the specification of the timer operation mode.

When they are set up to interval timer mode, the TMF0 is set (1) by the timing of underflow generated by the TM0 register countdown, and TMF1 and TMF2 are set (1) by underflow generated by TM1 register countdown (Fig. 9-5a).


When TM0 and MD0 registers are set up in one shot timer mode, TMF0 is set (1) by underflow generated by TMO register countdown and TMF1 is set (1) by underflow generated by MD0 register countdown. In this case, TMF2 is set (1) by the underflow generated by TM1 regsiter countdown which operates as an interval timer.

Fig. 9-5 Interrupt Requests from Timer Unit

a. when TM0 and MD0 are specified as Interval Timer Mode



b. when TM0 and MD0 are specified as One Shot Timer Mode



TMF0-2 timer unit interrupt request flag 0-2




9.3.1 Interrupt Request Control Registers for Timer Unit (TMIC0, TMIC1, TMIC2)

The TMICn (n=0-2) register is an 8-bit register which controls three interrupt requests which are generated from the timer unit. These three interrupts requests form one group and priority for the timer unit interrupt requests as specified by program. Within that group, priority is fixed using hardware as follows.

TMF0 > TMF1 > TMF2

Fig. 9-6 Format of Interrupt Request Control Registers for Timer Units (TMICO, TMIC1, TMIC2)



(Note) Bit 2-0 for TMIC1 and TMIC2 are fixed at "1" by hardware. Bit 2-0 is a bit field (PR2-0) which specifies the priority of interrupt requests in the group and it forms one group with TMIC0. Priority for TMCl1 and TMIC2 interrupt requests conforms with setting of PR2-0 for TMIC0.

See 3.7 for explanation of each of the TMICn register bits.

The TMICn regsiter can be accessed by 8/1 bit Read/Write operations using memory access.

The TMICn regsiter is initialized at 07H by RESET input.

9.3.2 Macro-Service Control Registers for Timer Unit (TMMS0, TMMS1, TMMS2)

These are 8-bit registers which control macro-service started by the three types of interrupt requests generated from the timer unit.

The TMMS0 register controls macro-service started by the TMF0 flag. The TMMS1 and TMMS2 both control macro-service which is started by TMF1 flag (for TMMS1) and TMF2 flag (for TMMS2).

TMMSn (n=0-2) can be accessed by 8/1-bit Read/Write operations using memory access.

Fig. 9-7 Format of Macro-Service Control Registers for Timer Unit (TMMS0, TMMS1, TMMS2).

Symbol	7	6	5	4	• 3	2	1	0	Address ××F94H
TMMS0 TMMS1	MSM 2	MSM 1	MSM 0	DIR	0	СН 2	СН 1	СН 0	××F95H
TMMS2		<u></u>	L	L	L	L			××F96H

See 3.4 for explanation of TMMSn regiter bits.




10 PORT FUNCTIONS

10.1 Port 0-2

10.1.1 Hardware Configuration

The μPD70322/μPD70320 ports 0-2 are basically comprised of three state bidirectional ports as indicated in Fig. 10-1. Each port mode register bit is set (1) by RESET input and thus specified as input port. All port pins are placed in a high impedance condition. The output latch contents are not influenced by RESET input.


Fig. 10-1 Configuration of Port 0-2



(1) When specified as output port (PMXn=0)

The output latch is effective and data exchange between output latch and accumulator can be carried out by transfer instructions. Output latch contents can be set without restriction by logical operation instructions. Once data are written into the output latch, they are retained until the next instruction to operate the port is executed.

Fig. 10-2 Port for Output Port Specification





(2) when specified as input port (PMXn=1)

Port pin level can be loaded to the accumulator using transfer instructions. Even in this case writing into the output latch is possible and data sent from accumulator using transfer instructions are latched completely by the output latch regardless of port input/output specification. However, the bit output buffer specified at input port goes to high impedance condition so that there is no output to the port pin. (When the bit for input/output specification has been switched to the output port the contents of the output latch are not output to the port terminal). The contents of the output latch of the bit specified as input port can not be loaded to the accumulator. (Fig. 10-3)

internal bus

Fig. 10-3 Port for Input Port Specification

(3) with control specification (PMCXn=1)

In working with port 0-2, the bit of port mode control register (PMCX) is set (1) so that it can be used as input or output for control signals in units of bits regardless of the port mode register (PMX) set up. When a pin is used for a control signal the condition of the control signal can be checked by executing the port access instructions.




Fig. 10-4 Port for Control Signal Specification

(ii) when port is control signal output

When the port mode register (PMXn) is set (1) it is possible to read the control signal pin condition when the port read instruction is executed.

When the port mode register is reset (0) it is possible to read the condition of the internal control signal.

(ii) When port is control signal input

When the port mode register is set (1), it is possible to read the pin condition of the control signal when the port read instruction is executed.



10.1.2 Port Functions

(1) P00-07 (port 0) three state input/output

This is a special 8-bit input/output port. Besides functioning as a general purpose input/output port whose input/output can be specified in bit units, it can also function as a system clock pin (for use with P07). Switching for these can be carried out in bit units by specifying the port 0 mode register (PM0) as well as the port 0 mode control register (PMC0).


Chart 10-1 Port 0 Operation (n=0-7)

	PMC0n = 1	PMC	On = 0
		PM0n = 1	PM0n = 0
P 00		input port	output port
P01		input port	output port
P 02		input port	output port
P 03	\times	input port	output port
P 04		input port	output port
P 05		input port	output port
P 06		input port	output port
P 07	CLKOUT output	input port	output port

(i) Port 0 mode control register (PMC0)

This is an 8-bit register used to define the use as port/system clock output for port 0 in bit units. As a result, the PMC0 register can be accessed by 8/1-bit Read/Write operations using memory access. If the corresponding bit of the PMC0 register is set (1) it defines the system clock output mode (P07), if reset, they go to port mode. All the bits of the PMC0 register during RESET input are reset (0) and it goes to port mode.

Fig. 10-5 Format for Port 0 Mode Control Register (PMC0)



(ii) port 0 mode register (PM0)


PM0 is an 8-bit register which specifies input/output for port 0 using bit units.

PM0 can be accessed by 8/1-bit Read/Write operations using memory access. When the corresponding bit in PMC0 is "0", the PM0 becomes valid.

All bits are set (1) using RESET inout



Fig. 10-6 Format of Port 0 Mode Register (PM0)



(2) P10-17 (Port 1) three state input/output

This is a special 8-bit input/output port. Besides functioning as a general-purpose input/output port whose input and output can be specified in bit units, it functions as a number of control pins. Switching for these can be carried out in bit units by specifying the port 1 mode register (PM1) as well as port 1 mode control register (PMC1).

The P10-P13 terminals can read the pin levels by direct accessing of port 1 (P1).


Table 10-2 Port 1 Operations (n=0-7)

	PMC1n=1	PMC	1n=0
		PM1n=1	PM1n=0
P10		NMI input	
P11	\times	INTPO input	
P12		INTP1 input	
P13	INTAK output	IINTP2 input	
P14	INTR input	input port (POLL input)	output port
P15	TOUT output	input port	output port
P16	SCKO output	input port	output port
P17	READY input	input port	output port

⁽i) Mode control register (PMC1) for port 1

This is an 8-bit register which can specify in bit units the use of port 1 for port-control signals or as input/output. As a result, the PMC1 register can be accessed by 8/1-bit Read/Write operations using memory access. When the corresponding bit in PMC1 register is set (1) it defines the control signal input/output mode, if it is reset (0), it is in the port mode. However, the P10-P12 pins are fixed in port mode.

Fig. 10-7 Format for port 1 mode control register (PMC1)






(ii) Port 1 mode register (PM1)

The PM1 is an 8-bit register which specifies input or output for port 1 in bit units. As a result, the PM1 can be accessed by 8/1 bit Read/Write operations using memory access. When the corresponding bit of PMC1 is "0" PM1 becomes valid.

Fig. 10-8 Format of port 1 mode register (PPM1)



(3) P20-27 (port 2) three state input/output.

This is a special 8-bit input/output port. A side from functioning as a general-purpose input/output port for which input/output can be specified in bit units it also functions as a number of control pins. Switching for these can be carried out in bit units by specifying the port 2 mode register (PM2) as well as the port 2 mode control register (PMC2).


Chart 10-3 port 2 operations

	PMC2=1	PMC2=0		
		PM2n=1	PM2n=0	
P20	DMARQO input	input	output port	
P21	DMAAK0 output	input	output port	
P22	TC0 output	input	output port	
P23	DMARQ1 input	input	output port	
P24	DMAAK1 output	input	output port	
P25	TC1 output	input	output port	
P26	HLDAK output	input	output port	
P27	HLDRQ input	input	output port	

(i) Port 2 Mode Control Register (PMC2)

This is an 8-bit register which can specify the use of port 2 for port/control signals or as input/output port for port 2 in bit units. If the corresponding bit of the PM2 is set (1) it defines the control signal input/output mode, if it reset (0), it goes to port mode. During reset input, the PMC2 register is reset (0), and it goes to port mode.

Fig. 10-9 Format of Port 2 Mode Control Register (PMC2)






(ii) Port 2 Mode Register (PM2)

The PM2 is an 8-bit register which specifies input/output for port 2 in bit units. As a results, the PM2 can be accessed by 8/1 bit Read/Write operations using memory access. When the corresponding bit in PMC2 is 0, PM2 becomes valid. All bits are set (1) by RESET input.

Fig. 10-10 Format of Port 2 Mode Register (PM2)




10.2 Port T (PT0-PT7)

Port T is an 8-bit input port which can vary the threshold voltage (reference voltage) in 16 stages. Comparator operations are carried out by analog input.

10.2.1 Hardware Configurations

Port T contains a multiplex circuitry (MPX) which selects one of PT0-PT7 comparator inputs, a V_{th} pin for standard power supply input to generate a matching voltage (V_{ref}) in 16 steps ranging from 1/16 X V_{th} up to 16/16 X V_{th}, of a port mode T register (PMT) which controls MPX and of 8 latches (Fig. 10-11). The V_{ref} and PT0-PT7 input (selected by setting up PMT) are compared using a comparator and the result is then latched into the port T input latch.








10.2.2 Port T Mode Register (PMT)

PMT sets up the comparison voltage (V_{ref}) for the comparator as one of the 16 steps as indicated in Fig. 10-12. PMT can be accessed by 8/1 bit Read/Write operations using memory access. All of the PMT bits are reset (0) by RESET input.

Fig. 10-12 Format of Port T Mode Register (PMT)



VREF V	VREF 2	VREF	VREF	
		1	0	VREF
0	0	0	0	V _{TH} ×16/16
0	0	0	1	V _™ × 1 ∕16
0	0	1	0	V _{TH} × 2 ∕16
0	0	1	1	V _{TH} × 3 ∕16
0	1	0	0	V _{TH} × 4 ∕16
0	1	0	1	V _{TH} × 5 ∕16
0	1	1	0	V _{TH} × 6 /16
0	1	1	1	V _{TN} × 7 ∕ 16
1	0	0	0	V _{TH} × 8 ∕ 16
1	0	0	1	V _{TH} × 9 ∕ 16
1	0	1	σ	V _{TH} ×10∕16
1	0	1	1	V _{TH} ×11/16
1	1	0	0	V _{TH} ×12/16
1	1	0	1	V _{TII} ×13/16
1	1	1	0	V _{TH} ×14/16
1	1	1	1	V _{TH} ×15/16



11 STANDBY FUNCTIONS

The μPD70322/70320/70320 has two standby function modes which control the clock operation.

- HALT mode a mode which suspends clock supply for the CPU. However, a number of CPU status data and RAM are
 all retained and peripheral hardware continues operation. Intermittent operation by combination with
 normal operation mode is used to lower total system power consumption.
- STOP mode a mode which stops the oscillator which leads to a complete stop of the entire system. Internal RAM and
 port output data are retained as they require only very low power consumption.

Setting up of various modes is carried out using the HALT and STOP instructions.


11.1 Standby Control Register (STBC)

The STBC is an 8-bit register which controls the standby flag (SBF).

SBF is used for the return decision from STOP condition. SBF is reset (0) only by starting power supply voltage (V_{dd}) and set (1) only by instruction execution for special function registers. SBF can be tested to distinguish whether there is a release after reset or return from STOP mode.

STBC is initialized by reset.





11.2 HALT Mode

This is a mode which suspends clock supply for the CPU.

Setting up the HALT mode during CPU empty time reduces the overall power consumption for the system. When the HALT instruction is executed, it goes into HALT condition.

In HALT mode, the CPU clock is suspended, program execution is stopped and the contents of all of the registers and the internal RAM immediately before the suspension are retained. Table 11-2 illustrates conditions of all relevant hardware blocks.

11.2.1 Release from the HALT Mode

HALT mode is released by a nonmaskable interrupt (NMI) request, unmasked maskable interrupt request and RESET input. (Fig. 11–12) It goes from HALT mode to macro-service and DMA processing using macro-service requests or DMA processing requests (Fig. 11-3). When macro-service and DMA processing are completed, it again returns to HALT mode. However, if conditions such as those illustrated in Chart 11-1 appear during macro-service and DMA processing, the HALT mode is released.

- (1) Release from HALT mode through an interrupt request
- (i) when a HALT mode is set during an interrupt processing routine, it is released by generating unmasked maskable interrupt requests with a priority higher than that of the interrupt under processing or the generation of nonmaskable interrupt requests.
- (ii) in all other cases

The HALT mode is released by generating a nonmaskable interrupt request or by generation of unmasked maskable interrupt requests regardless of their priority.

(2) Release by RESET input

Identical to normal reset operations

mode






Fig. 11-2 Release from HALT Mode using Interrupt Requests

Fig. 11-3 Starting Macro-Service/DMA During HALT Mode




Chart 11-1 Operations after releasing HALT mode using interrupt requests

Release Source	El Condition	DI Condition
Nonmaskable interrupt requests	branches to vector address after release	branches to vector address after release
maskable interrupt request	branches to vector address after release	executes next instruction after release
macro-service request	when macro-service is started and macro- service counter is OH, it branches to vector address. If macro-service counter does not reach OH, it goes to HALT condition a second time.	
DMA request	when DMA starts and terminal counter is at OH, it branches to vector address. If terminal counter does not reach OH, it goes to HALT condition a second time	when DMA starts, and terminal counter is OH, HALT mode is released and the next instruction is executed

11.3 STOP Mode

This is a mode which suspends the oscillator. It results in a very low power consumption as the complete system is suspended. Execution of STOP instruction causes it to go into STOP condition. In STOP mode, all of the clocks are suspended. Program execution is suspended and all of the register values immediately before suspension and the contents of the internal RAM are retained. Table 11-2 illustrates the condition of all hardware blocks.

STOP mode is released by using NMI request or by RESET input.

When the effective edge is input via the NMI pin, oscillation is restarted. The time base counter (TBC) starts operation and measures a period of several tens of milliseconds until the oscillation stabilizes.

As a result, after release from the stop mode, clocks are not immediately supplied, but the clock supply starts after the computed time of transmission stability using TBC.

(2) Release by RESET Input

Identical to normal reset operation.

^{11.3.1} Release from STOP Mode

⁽¹⁾ Release by NMI Request (Fig. 11-4)






Fig. 11-4 Release from STOP Mode Using NMI Input

Table 11-2 HALT Mode/STOP Mode

Item		HALT Mode	STOP Mode	
Oscillation		Operation		
Internal Syste	em Clock	Stops		
16-Bit timer				
Time base co	ounter		And the second	
HOLD circuit	ry			
Serial interfa	ce	Operation	Stops	
Interrupt requ	uest controller			
DMA controll	er		A STATE OF THE STA	
I/O lines		Retained	Retained	
Buslines	A0-A19	Retained	Retained	
Dusines	D0-D7	High impedance	High impedance	
R/W output		High level	High level	
Refresh opera	ation	Operation/Stop	Stopped	
Data retention		CPU status, RAM contents and internal data are all retained	CPU status, RAM contents and internal data are all retained	
Released by		ononmaskable interrupt omskable interrupt Frequest RESET input macro-service request*	O nonmaskable inter- rupt request O RESET input	

^{*} again returns to HALT mode after processing of macro service and DMA



12. OPERATIONS AFTER RESET

When a low level is input to the RESET input pin a system reset takes place and the hardware goes into the condition as illustrated in Table 12-1. When the RESET input goes to high level the reset condition is turned off and the program execution is started. The contents should be initialized in the program as needed.

Table 12-1 Conditions after Hardware Reset

Hardware (symbol)			Address* (least significant 12-bit)	Condition after RESET
program cou	nter	PC		0000Н
program stat	us word	PSW		F002H
data memory				undefined
	general-purpose register	AW, CW, DW, BW, SP, BP, IX, IY	EFEH-EF0H	undefined
internal RAM		DS1, SS, DS0	EEEH, EEAH, EE8H	0000Н
	segment register	PS	EECH	FFH
	port register P0, P1, P2 PT	P0, P1, P2	F00H, F08H, F10H	
		F38H	undefined	
ports		PM0, PM1, PM2	F01H, F09H, F11H	FFH
	port mode register PMT	PMT	F3BH	00Н
	port control register	PMC0, PMC1, PMC2	F02H, F0AH, F12H	00H
and the color of the second of	timer register	TM0, TM1	F80H, F88H	undefined
	modulo/timer register	MD0, MD1	F82H, F8AH	undefined
timer unit	timer control register	TMC0, TMC1	F90H, F91H	00Н
	interrupt request control register	TMIC0-TMIC2	F9CH-F9EH	47H
	macro-service control register	TMMS0-TMMS2	F94H-F96H	undefined
	DMA mode register	DMAM0, DMAM1	FA1H, FA3H	00H
DMA	DMA control register	DMAC0, DMAC1	FA0H, FA2H	undefined
controller	interrupt request control register	DICO, DIC1	FACH, FADH	47H

^{*}XX in address (most significant 8-bit) is value designated by IDB register



Table 12-2 Conditions After Hardware Reset (continued)

en e	Hardware (symbol)		Address* (least significant 12-bit)	Condition after Reset
	serial mode register	SCM0, SCM1	F68H, F78H	00Н
	serial control register	SCC0, SCC1	F69H, F79H	00Н
	baud rate generator set up value	BRG0, BRG1	F6AH, F7AH	00Н
	receive buffer register	RxB0, RxB1	F60H, F70H	undefined
	transmit buffer register	TxB0, TxB1	F62H, F72H	undefined
serial interface	serial error register	SCE0, SCE1	F6BH, F7BH	00Н
		(error) SEIC0, SEIC1	F6CH, F7CH	
	interrupt request control register	(receive) SRIC0, SRIC1	F6DH, F7DH	47H
		(transmit) STIC0, STIC1	F6EH, F7EH	
	macro-service control register	(receive) SRMS0, SRMS1	F65H, F75H	undefined
		(transmit) STMS0, STMS1	F66H, F76H	
time base interrupt request control register		TBIC	FECH	47H
user flag regist	er	FLAG	FEAH	00Н
internal data a	ea base register	IDB	FFFH	FFH
processor con	rol register	PRC	FEBH	4EH
wait control register		WTC	FE8H	FFFFH
refresh mode register		RFM	FE1H	FCH
standby control register		STBC	FE0H	**undefined
	external interrupt mode register	INTM	F40H	00Н
external interrupt	interrupt request control register	EXIC0-ECIC2	F4CH-F4EH	47H
torrapt	macro-service control register	EMS0-EMS2	F44H-F46H	undefined

^{*} the XX of the higher 8-bit address is the value specified by the IDB register.

^{**} the standby control register (STBC) cannot be reset using instructions once it has been set. It is cleared by a rise in the power supply voltage.



13 INSTRUCTION SET

The μPD70322/70320 instruction set is upward compatible with the μPD70108/70116 in native mode.

13.1 Instructions in addition to the µPD70108/70116

The new instructions in addition to the µPD70108/70116 are listed as follows.

(1) Conditional branch instruction

O BTCLR Bit test instruction for special function register.

When the condition of the bit of the special function register is 1, execution of BTCLR can be used to reset that bit (0) and branch to the short label described in the operand.

Coding format

l	Ope	rand	
Mnemonic		special function branch register bit	destination
BTCLR	mem8	im,m3	short-label

(2) Interrupt instruction

RETRBI return instruction for register bank interrupt. This is used when returning from the interrupt processing
routine which has used register bank switching function. It can not be used for return from vector
interrupt.

Coding format

Mnemonic	operand	
RETRBI	none	

FINT instruction which indicates that interrupt processing for interrupt controller is completed.
 When used for interrupts exclusive of NMI, INTR and software interrupt, it is necessary to execute before the return instruction from interrupt. It can not be used for NMI, INTR or for software interrupt.

Coding format

Mnemonic	operand
FINT	none

(3) CPU instruction

O STOP transition instruction to STOP condition

Coding format

Mnemonic	operand
STOP	none

In addition, in contrast to the μ PD70108/70116 instruction set, there are some instructions for the μ PD70322/70320 which must be used with care.

O input/output instruction when the PSW IBRK flag is reset (0) primitive input/output instruction interrupt takes place without executing instruction

• FPO instruction interrupt takes place without executing instruction



13.2 Instruction Set Operations

Table 13-1 Description of Types of Operands

Identifier	Description
reg	8/16 bit general purpose register
reg 8	8-bit general purpose register
reg 16	16-bit general purpose register
dmem	8/16-bit memory location
mem	8/16-bit memory location
mem 8	8-bit memory
mem 16	16-bit memory
mem 32	32-bit memory location
imm	constant in 0-FFFFH range
imm 3	constant in 0-7 range
imm 4	constant in 0-FH range
imm 8	constant in 0-FFH range
imm 16	constant in 0-FFFFH range
acc	register AW or AL
sreg	segment register
src-table	name of 256-bit translation table
src-block	name of block addressed by register IX
dst-block	name of block addressed by register IY
near-proc	procedure within current code segments
far-proc	procedure within other code segments
near-label	label within present code segments
short-label	label from instruction end to -128/+127 byte range
far-label	label within other code segments
memptr16	words containing offset of locations within current program segments to which control
	is about to be transferred
memptr 32	double words containing segment base and offset addresses of locations inside other
	program segments to which control is about to be transferred.
regptr 16	16-bit general purpose register which contains offset of locations inside same
	code segment to which control is about to be transferred
pop-value	number of bytes taken from stack (0-64K, normally an even number.)
fp-op	immediate value which distinguishes instruction code for external floating point
	operations chip
R	register set

Table 13-2 Description of Operation Code

Identifier	Description
W	word/byte field(0-1)
reg	register field (000-111)
mem	memory field (000-111)
mod	mode field (00-10)
S: W	when S: W = 01, data = 16-bit, for all other cases, data = 8-bit
	when S: W = 11, data sign is expanded and forms a 16-bit operand
X, XXX, YYY, ZZZ	data for distinguishing instruction code for external floating point operations chip



Table 13-3 Description of Operands

Identifier	Description
AW	accumulator (16-bit)
AH	accumulator (higher byte)
AL	accumulator (lower byte)
BW	register BW (16-bit)
cw	register CW (16-bit)
CL	register CW (lower byte)
DW	register DW (16-bit)
SP	stack pointer (16-bit)
PC	program counter (16-bit)
PSW	program status word (16-bit)
IX	index register (source) (16-bit)
IY	index register (destination) (16-bit)
PS	program segment register (16-bit)
DS1	data segment 1 register (16-bit)
DS0	data segment 0 register (16-bit)
SS	segment register (16-bit)
AC	auxiliary carry flag
CY	carry flag
P	parity flag
s	sign flag
Z	zero flag
DIR	direction flag
IE	interrupt enable flag
V	overflow flag
BRK	break flag
MD	mode flag
()	memory contents indicated in ()
disp	displacement (8/16-bit)
ext-disp 8	signed 16-bit displacement expanded from a signed 8-bit displacement
temp	temporary register (8/16/32-bit)
tmpcy	temporary carry flag (1-bit)
seg	immediate segment data (16-bit)
offset	immediate offset data (16-bit)
•	transfer direction
+	addition
-	subtraction
X	multiplication
:	division
%	modulo
^	logical product ("and")
V	logical sum ("or")
∀	exclusive "or" ("or" else)
ххН	hexadecimal two-digit number
xxxxH	hexadecimal four-digit number



Table 13-4 Description of Flag Operations

Identifier	Description
(blank)	no change
0	cleared to 0
-1	set to 1
x	is set or cleared according to results
U	undefined
R	number previously saved is restored

Table 13-5 Memory Addressing

mem mod	0 0	0 1	1 0
000	BW+IX	BW+IX+disp 8	BW+IX+disp 16
0 0 1	BW+IY	BW+IY+disp 8	BW+IY+disp 16
010	BP+IX	BP +IX+disp 8	BP +IX+disp 16
0 1 1	BP+IY	BP +IY+disp 8	BP + IY + disp 16
100	IX	IX +disp 8	IX +disp 16
101	IY	IY +disp 8	IY +disp 16
110	DIRECT ADDRESS	BP + disp 8	BP +disp 16
111	BW	BW+disp 8	BW+disp 16

Table 13-6 Selection of 8/16-bit general purpose register

reg	W = 0	W = 1
000	AL	AW
0 0 1	CL	CW
0 1 0	DL	DW
0 1 1	BL	BW
100	AH	SR
101	СН	BP
110	DH	IX
111	ВН	IY

Table 13-7 Selection of segment register

	sreg	
Г	0.0	DS1
Γ	0 1	PS
Г	1 0	ss
Γ	1 1	DS0

Starting with the following page, illustration sets will be explained in chart from.

In the column indicating the number of clocks, when there is an instruction (with W bit) with byte or word processing, the $figure \ on \ the \ left \ side \ of \ the \ slash \ (\prime) \ indicates \ value \ for \ byte \ processing \ (W=0) \ and \ the \ figure \ on \ the \ right \ side \ indicates \ value$ for word processing (W=1) (instruction for primitive block transfer/input/output is coded in each column).

Number of clocks includes the following times needed for processing:

O decode

O EA generation

O operand fetch

O execution

Instruction bytes have been prefetched.



13.3 List of Instruction

- 1	7			-	ì			1		- 1						×					
	S			1					-							×					
50	۵															×					
flag	>																				
	AC CY															×					
	J.															×					-
noration	Operation	теқ←теқ	mem)←reg	reg←(mem)	(mem)←imm	reg←imm	when $W = 0$ AL· (dmem) when $W = 1$ AH· (dmem + 1), AL· (dmem)	when $W = 0$ (dmem). AL when $W = 1$ (dmem+1). AH, (dmem). AL	sreg←reg16 sreg: SS,DS0,DS1	sreg←(mem16) sreg: SS,DS0,DS1	reg16←sreg.	(mem16)←sreg	reg16←(mem32) DS0←(mem32+2)	reg16←(mem32) DS1←(mem32+2)	AH←S, Z, F1, AC, F0, P, IBRK, CY	S,Z,F1,AC,F0,P,IBRK,CY←AH	reg16←mem16	$AL \leftarrow (BW + AL)$	геқ↔теқ	(mem)↔reg	AW ↔ reg16
<u>ب</u> ن	no. or clocks			-			2 2		•										-		
 20	bytes	2	2 - 4	2-4	3-6	2 - 3	8	8	2	2 - 4	2	2 - 4	2-4	2 - 4	1	-	2-4	-	2	2 - 4	1
ode	76543210	11 reg reg	mod reg mem	mod reg mem	mod 0 0 0 mem		AND THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TO THE PERSON NAMED IN COLU		1 1 0 sreg reg	mod 0 sreg mem	1 1 0 sreg reg	mod O sreg mem	mod reg mem	mod reg mem			mod reg mem		11 reg reg	mod reg mem	
operation code	76543210	1000101W	1000100W	1 0 0 0 1 0 1 W	1100011W	1011W reg	1 0 1 0 0 0 0 W	1 0 1 0 0 0 1 W	10001110	10001110	10001100	10001100	11000101	11000100	10011111	10011110	reg16,mem16 1 0 0 0 1 1 0 1	11010111	1000011W	1000011W	1 0 0 1 0 reg
paososo	operand	гек,гед	mem,reg	reg,mem	mem,imm	reg,imm	acc,dmem	dmem,acc	sreg,reg16	sreg,mem16	reg16,sreg	mem16,sreg	DS0,reg16,	DS1,reg16, mem32	AH,PSW	PSW,AH	reg16,mem16	src-table	reg,reg	mem,reg reg,mem	AW,reg16
	group mnemonic operand	MOV															LDEA	TRANS	ХСН		
in- struc-	tion group	Ž			-					τ	nction	ntsni	ıəjsu	ta trai	ьb			F	×		-



	SZ										×	. 4.4.	×					
	ь					\dashv			-		×		×		-		-	
50	\ 1	·				-					×		×	-	-			
flag			-			-					×		×		-			
	AC CY										×		×				-	
						-				l	-	T						
	operation	While CW = 0, the next byte of the primitive block transfer instruction is executed and CW is decremented (-1). If there is a waiting interrupt, it is processed When CY = 1, exit the loop.	Same as above When $CY = 0$, exit the loop.	While CW = 0, the next byte of the primitive block transfer instruction is executed and CW is decremented (-1)	If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPBK or	CMPM and $Z = 1$, exit the loop.	Same as above	CMPM and $Z = 0$, exit the loop.	when W = 0 (IY) \leftarrow (IX) DIR = 0 : IX \leftarrow IX + 1, IY \leftarrow IY + 1 DIR = 1 : IX \leftarrow IX \leftarrow I, IY \leftarrow IY - 1	when W = 1 (IY + 1, IY) - (IX + 1, IX) DIR = 0 : IX - IX + 2, IY - IY + 2 DIR = 1 : IX - IX - 2, IY - IY - 2	when W = 0 (IY) \leftarrow (IX) DIR = 0 : IX \leftarrow IX + 1, IY \leftarrow IY + 1 DIR = 1 : IX \leftarrow IX \leftarrow I, IY \leftarrow IY - 1	when W = 1 (IY + 1, IY) - (IX + 1, IX) DIR = 0 : IX - IX + 2, IY - IY + 2 DIR = 1 : IX - IX - 2, IY - IY - 2	when $W = 0$ (IY) \leftarrow (IX) DIR = 0 : IX \leftarrow IX + 1, IY \leftarrow IY + 1	when W = 1 (IY + 1, IY) \leftarrow (IX + 1, IX) DIR = 0 : IX \leftarrow IX + 2, IY \leftarrow IY + 2	when $W = 0$ (IY)- (IX) DIR = $0: IX$ - IX + 1, IY- IY + 1	when W = 1 (IY + 1, IY) \leftarrow (IX + 1, IX) DIR = 0 : IX \leftarrow IX + 2, IY \leftarrow IY + 2	when $W = 0$ (IY) \leftarrow (IX) DIR = 0 : IX \leftarrow IX + 1, IY \leftarrow IY + 1	when $W = 1 (IY + 1, IY) \leftarrow (IX + 1, IX)$ $O(IX + 1, IX) \rightarrow IX $
	no. of clocks										The state of the s							\$* **
٠	no. of bytes	1	1	-			-		-		1		1		-		1	
qe	76543210															-		
operation code	76543210	01100101	01100100	11110011			11110010	50	1010010W		1010011W		1010111W		1010110W		10101W	
paosos	operand								dst-block,	src-block	src-block,	dst-block	dst-block		src-block	3	dst-block	
mnemonic	tion group	REPC	REPNC	REP	REPE	REPZ	REPNE	REPNZ	MOVBK		СМРВК		CMPM		LDM		STM	
i i	tion		su	oitour	teni tı	eədə	L					ructions	isni 1	əjsut	ck tra	old	.	



And the control of the latter of the second				- 1												
	16-bit field ← AW		16-bit field ⋅ AW		AW· 16-bit field		AW← 16-bit field		When W = 0 AL $^{\leftarrow}$ (imm8) When W = 1 AH $^{\leftarrow}$ (imm8 + 1), AL $^{\leftarrow}$ (imm8)	When W = 0 AL· (DW) When W = 1 AH· (DW + 1), AL· (DW)	When W = 0 · (imm8) · AL When W = 1 · (imm8 + 1) · AH, (imm8) · AL	When W = 0 (DW) \leftarrow AL When W = 1 (Dw + 1) \leftarrow AH, (DW) \leftarrow AL	When W = 0 ((IY) \leftarrow (DW) DIR = 0 : IY \leftarrow IY + 1; DIR = 1 : IY \leftarrow IY \rightarrow 1	When W = 1 (IY + 1, IY)+ (DW + 1, DW) DIR = 0 : IY+ IY + 2 : DIR = 1 : IY+ IY - 2	When W = 0 (DW) $^{\leftarrow}$ (IX) DIR = 0 : IX $^{\leftarrow}$ IX + 1 : DIR = 1 : IX $^{\leftarrow}$ IX - 1	When W = 1 (DW + 1, DW)+ (IX + 1, IX) DIR = 0 : IX+ $1X + 2 : DIR = 1 : IX + IX - 2$
,	က		4		က		4		2	-	2	1	-		1	
16543210	00110001		00111001		00110011		00111011		And the control of th							
76543210	00001111	11 reg reg	00001111	11000 гед	00001111	11 reg reg	00001111	11000 reg	1110010W	1110110W	1110011W	1110111W	0 1 1 0 1 1 0 W		0 1 1 0 1 1 1 W	
-	гед8,гед8		reg8,imm4		гед8,гед8		reg8,imm4		acc,imm8	acc,DW	imm8,acc	DW,acc	dst-block,	MG	DW,	src-block
	INS	· ·	4		EXT				Z.		our		INM		OUTM	
	76543210 76543210	76543210 76543210 3 00001111 00110001 3	INS reg8.reg8 0.00011111 0.01110001 3	7 654 3210 7 654 5210	7 65 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 9 2 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1	7 654 3210 7 654 5210 7 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	7 05 4 3 2 1 0 7 0 5 4 5 2 1 0 7 0 5 4 5 2 1 0 7 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	7 05 4 3 2 1 0 7 0 5 4 3 2 1 0 7 0 5 4 3 2 1 0 7 0 5 4 3 2 1 0 7 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	76543210	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	76543210	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1



100 100		Z	×	×	×	×	×	×	×	· ×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
ADD Propertial ADD A																		·								×
ADD Tregares Operation code Operation Operation	50	Д	×	×	×	×	×	×	×	×	X	×	×	-											-	×
Programe	fla	>	×	×	X	×	×	×	×	×	×	×	×	×	×	×	×		×							×
Trigging		Ċ	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×				×
ADD Teg.reg Operation code Dippes Dippes Clocks Clo		٧C	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
ADD Teg.reg Operation code Dippes Dippes Clocks Clo																										
ADD Teg, reg, reg Teg, reg, reg, reg, reg, reg, reg, reg, r	noneration	operation	reg←reg+reg	(mem)←(mem)+reg	reg←reg+(mem)	reg←reg+imm	(mem) ← (mem) + imm	when W = 0 AL+ AL + imm when W=1 AW+ AW + imm	reg←reg+reg+CY	(mem)←(mem)+reg+CY	reg←reg+(mem)+CY	reg←reg+imm+CY	$(\mathtt{mem}) \!\!\leftarrow\!\! (\mathtt{mem}) \!+\! \mathtt{imm} \!+\! CY$	when W = 0 AL+ AL + imm when W=1 AW+ AW + imm	reg←reg – reg	(mem)←(mem) - reg	reg←reg — (mem)	reg←reg—imm	(mem)←(mem)−imm	when $W = 0$ AL $^{\leftarrow}$ AL + imm when $W = 1$ AW $^{\leftarrow}$ AW + imm	reg←reg−reg−CY	$(mem) \leftarrow (mem) - reg - CY$	reg←reg – (mem) – CY	reg←reg−imm-CY	$(mem) \leftarrow (mem) - imm - CY$	when W = 0 AL ← AL + imm when W=1 AW ← AW + imm
ADD reg.reg 0 0 0 0 1 W 11 reg reg mem reg.nem 0 0 0 0 0 0 W mod reg mem reg.nem 0 0 0 0 0 0 W mod reg mem reg.nem 1 0 0 0 0 0 0 W mod reg mem 1 0 0 0 0 0 1 W mod reg mem acc.imm 0 0 0 0 1 0 0 W mod reg mem reg.nem 0 0 0 1 0 0 1 W mod reg mem reg.nem 0 0 0 1 0 0 1 W mod reg mem reg.nem 0 0 0 1 0 0 1 W mod reg mem reg.nem 0 0 0 1 0 0 1 W mod reg mem reg.nem 0 0 0 1 0 1 0 W mod reg mem reg.nem 0 0 0 1 0 1 0 W mod reg mem reg.nem 0 0 0 1 0 1 0 W mod reg mem reg.nem 0 0 0 1 0 1 0 W mod reg mem reg.nem 0 0 1 0 1 0 1 W mod reg mem reg.nem 0 0 1 0 1 0 1 W mod reg mem reg.nem 0 0 1 0 1 0 1 W mod reg mem reg.nem 0 0 1 0 1 1 0 1 W mod reg mem reg.nem 0 0 1 0 1 1 0 1 W mod reg mem reg.nem 0 0 1 0 1 1 0 W mod reg mem reg.nem 0 0 1 1 1 1 0 W mod reg mem reg.nem 1 0 0 0 0 0 S W 11 1 1 1 reg reg mem reg.nem 1 0 0 0 0 0 S W mod 1 0 1 neg mem reg.nem 1 0 0 0 0 S W mod 1 1 1 reg mem reg.nem 1 0 0 0 0 S W mod 1 1 1 neg mem reg.nem 1 0 0 0 0 S W mod 1 1 1 neg mem reg.nem 1 0 0 0 0 S W mod 0 1 1 neg mem reg.nem 1 0 0 0 0 S W mod 0 1 1 neg mem reg.nem 1 0 0 0 S W mod 0 1 1 neg mem reg.nem 1 0 0 0 0 S W mod 0 1 1 neg mem		no. of clocks													-											
ADD reg.reg 0 0 0 0 1 W 11 reg reg men.reg 0 0 0 0 0 0 1 W 11 reg reg men.reg 0 0 0 0 0 0 1 W mod reg mer reg.mem 1 0 0 0 0 0 0 1 W mod reg mer reg.mem 1 0 0 0 0 0 1 W mod reg mer reg.mem 1 0 0 0 0 0 1 0 W mod reg mer reg.mem 0 0 0 1 0 0 1 W mod reg mer reg.mem 0 0 0 1 0 0 1 W mod reg mer reg.mem 1 0 0 0 0 1 0 0 W mod reg mer reg.mem 1 0 0 0 0 1 0 1 W mod reg mer reg.mem 0 0 0 1 0 1 0 1 W mod reg mer reg.mem 0 0 0 1 0 1 0 1 W mod reg mer reg.mem 0 0 0 1 0 1 0 1 W mod reg mer reg.mem 0 0 0 1 0 1 0 1 W mod reg mer reg.mem 0 0 1 0 1 0 1 0 W mod reg mer reg.mem 1 0 0 0 0 0 S W 1 1 1 0 1 reg mer reg.mem 0 0 1 0 1 1 1 0 W mod reg mer reg.mem 1 0 0 0 0 S W mod 1 0 1 mer reg.mem 1 0 0 0 0 S W mod 1 0 1 mer reg.mem 1 0 0 0 0 S W mod 1 0 1 mer reg.mem 1 0 0 0 0 S W mod 1 0 1 mer reg.mem 1 0 0 0 0 S W mod reg mer reg.mem 1 0 0 0 0 S W mod reg mer reg.mem 1 0 0 0 0 S W mod 0 1 1 mer reg.mem 1 1 1 1 mer reg.mem 1 1 1 1 1 1 1 1 1		no. of bytes	2	2 - 4	2 - 4	3 - 4	3-6	2 - 3	2	2-4	2 - 4	3-4	3 - 6	2-3	2	2 - 4	2-4	3-4	3-6	2 - 3	2	2-4	2-4	3-4	3-6	2-3
ADD reg.reg 000000W reg.reg 000000W reg.mem 1000000W reg.mem 1000000W reg.mem 1000000W reg.mem 000100W reg.mem 0001000W reg.mem 0001001W reg.mem 0001001W reg.mem 0001001W reg.mem 0001010W reg.mem 0001010W reg.mem 0001010W reg.mem 0010100W reg.mem 0010100W reg.mem 0010100W reg.mem 0010100W reg.mem 100000SW		3 2 1		1		1	0				1	1	1					1								
ADD reg.reg 0 0 0 Teg.mem 0 0 0 0 Teg.mem 0 0 0 0 Teg.mem 1 0 0 0 Teg.mem 0 0 0 0 Teg.mem 1 0 0 0 Teg.mem 0 0 0 1 Teg.mem 0 0 0 1 Teg.mem 0 0 0 1 Teg.mem 1 0 0 0 Teg.mem 1 0 0 0 Teg.mem 1 0 0 0 Teg.mem 0 0 0 1 Teg.mem 1 0 0 0 Teg.mem 0 0 0 1 Teg.mem 1 0 0 0	ode	6 5	-	1		1100	0 0 pom			1		1101	mod 0 1					1110	mod 1 0					1 1 0 1	mod 0 1	
ADD ADDC ADDC SUB SUB SUBC	operation c	654321	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0	0 0 0 0	00001	0 0 1 0	0 0 1 0	0 0 0 1 0 0 1 W	0 0 0 0	00000	0 0 1 0 1	0101	0010100W	0 1 0 1	100000SW	0 0	01011	0 0 0 1 1 0 1 W	00110	0001101W	00000	0	0001110W
	-	operand	reg,reg	mem,reg	reg,mem	reg,imm	mem.imm	acc,imm	reg,reg	mem.reg	гед, тет	reg.imm	mem,imm	acc,imm	reg,reg	mem,reg	reg,mem	reg,imm	mem,imm	acc,imm	reg,reg	mem,reg	reg,mem	reg.imm	mem.imm	acc.imm
		mnemonic	ADD	***************************************					ADDC						SUB			L			SUBC			-		
			<u> </u>	-				-	1	suo	ructi	tsni r	oitor	natr		ibbs		-			L					



Г	T	7	×	×	×									×	×	×	×	×	×
		S	n	ב	5								1	×	×	×	×	×	×
	t	а	'n	n	Ъ	·								X	×	×	×	×	×
flaor	ò	>	5		ב									X	×	×	×	×	×
=	1		×	×	×														
	1	AC CY	n	n	5		-		-+				1	×	×	×	×	×	×
-	_				*						-		\top						
	noiting	operation	dst BCD string←dst BCD string+src BCD string *	dst BCD stringdst BCD string src BCD string *	dst BCD string—src BCD string	T.	Al. nigii low	A14, high low		Al., high low		Al., high low		reg8←reg8+1	(mem) ← (mem) + 1	reg16←reg16+1	reg8←reg8−1	$(mem) \leftarrow (mem) - 1$	regl6←regl6-1
		no. of clocks																	
		no. of bytes	2	2	2	6		3 - 5		က		3 - 5		2	2-4	1	2	2 - 4	-
		76543210	00100000	0 0 1 0 0 0 1 0		00101000		00101000		00101010		00101010		11000 reg	mod 0 0 0 mem		11001 reg	mod 0 0 1 mem	
	oneration code	76543210	000111	00001111	111111111111111111111111111111111111111			+	mod 0 0 0 mem	00001111	11000 reg	00001111	mod 0 0 0 mem	11111110	1111111W	0 1 0 0 0 reg	11111110	111111W	01001 reg
		operand				0 200	0 %	mem 8		reg 8		mem 8		reg8	mem	reg16	reg8	mem	reg16
		mnemonic	40046	CHUIA C	SUB4S	CMI #3	ROL4			ROR4	1.1			INC			DEC		
	Γ.	struc- tion	group	BCD operation instructions											truct	sui ə	creas	eb/es	increa

n: 1/2 of number of BCD digits *: number of BCD digits is given on CL register; values from 1 through 254 can be set up.



	7	n	n		D	ב	D.	5	5	Б	Ъ	5	n	1
	S	5		-5-	5	5		5	5	5	5	5	U L	
	_	Þ	n n	5	5	5	n	15	n	Þ	Ъ	ם	n	
flags	>	×	×	×	×	×	×	×	×	×	×	×	×	
=	AC CY	×	×	×	×	×	×	×	×	×	×	×	×	l
	ΛC	U	U	Ω	כי	n	ם	Ω	n	Ω	n	n	U	
nneration	operation	$AW \leftarrow AL \times reg8$ $AH = 0 : CY \leftarrow 0, \ V \leftarrow 0$ $AH \# 0 : CY \leftarrow 1, \ V \leftarrow 1$	$AW \leftarrow AL \times (\text{mem}8)$ $AH = 0 : CY \leftarrow 0, \ V \leftarrow 0$ $AH \# 0 : CY \leftarrow 1, \ V \leftarrow 1$	$DW.AW \leftarrow AW \times reg16$ $DW = 0 : CY \leftarrow 0, \ V \leftarrow 0$ $DW = 1 : CY \leftarrow 1, \ V \leftarrow 1$	$DW.AW \leftarrow AW \times (mem16)$ $DW = 0 : CY \leftarrow 0, \ V \leftarrow 0$ $DW = 1 : CY \leftarrow 1, \ V \leftarrow 1$	AW- AL X reg8 AH = AL sign expansion : CY- 0, V- 0 AH = AL sign expansion : CY- 1, V- 1	AW• AL X (mem8) AH = AL sign expansion : CY • 0, V • 0 AH = AL sign expansion : CY • 1, V • 1	DW, AW- AW X reg16 $DW = AW \text{ sign expansion}: CY \leftarrow 0, V \leftarrow 0$ $DW = AW \text{ sign expansion}: CY \leftarrow 1, V \leftarrow 1$	DW, AW+ AW X (mem16) DW = AW sign expansion : CY+ 0, V← 0 DW = AW sign expansion : CY+ 1, V← 1	regl6+ regl6 X imm8 product - 16 bit : CY + 0, V + 0 product - 16 bit : CY + 1, V + 1	regl6+ (mem16) X imm8 product - 16 bit : CY + 0, V + 0 product - 16 bit : CY + 1, V + 1	regl6+ regl6 X imm16 product - 16 bit : CY+- 0, V+- 0 product - 16 bit : CY+- 1, V+- 1	regi6+ (meml6) X imml6 product - 16 bit : CY +- 0, V +- 0 product - 16 bit : CY 1, V +- 1	
	no. of clocks											-		
4	no. or bytes	2	2 - 4	2	2 - 4	2	2 - 4	2	2 - 4	ო	3 - 5	4	4 - 6	
	2 1 0	гед	mod 1 0 0 mem	reg	mod 1 0 0 mem	1 1 1 0 1 reg	шеш	reg	mod 1 0 1 mem	reg	шеш	reg	шеш	
	4 3	1 1 1 0 0	0 0	1 1 1 0 0	0 0	0 1	mod 1 0 1	11101	0 1	ze z	reg	reg	e e	
	6 5	1 1	d 1	1.1	Pd	11	, d	1.1	1 pd	11 reg	рош	1	mod reg	
g	7	-	Ĕ	-	Ĕ	-	Ĕ	-	Ĕ	-	Ĕ	1 1	Ě	
operation code	1 0	1 0	1 0	=	11	1 0	1 0	-	=	=	1.1	0.1	0 1	١
erat	3 2 1	1	1	1	1	-	1	1	1	0	0	0	0	١.
þ	5 4	-	-	-	-		-	-	-	0	0	0	0	١
	9	11110110	11110110	11110111	11110111	11110110	11110110	11110111	11110111	01101011	01101011	0110100	01101001	l
_	7	-		1	-		-				0		0	١.
	operand	reg8	mem8	reg16	mem16	reg8	mem8	reg16	mem16	regl6, (regl6,)* imm8	reg16, mem16, imm8	reg16, (reg16,)* imm16	reg16, mem16, imm16	
	mnemonic	MULU				MUI.						: : :		
Ė	tion group					noiti	n opera	plicatio	illum					1

*: second operand may be omitted. If it is omitted, it designates the same register as the first operand



Γ	hou	Z S	5	ם	ח	ם
	-	27	ח	5	ח	
	co.		n	D	ב	5
		AC CY V	ם	Б	5	D D
L		AC	ח	כ	ב	ב
	operation		temp- AW When temp + reg8 > 0 and reg8 > 7FH or temp + reg8 > 0 and temp + reg8 < 0 to 7FH-1 temp + reg8 < 0 to 7FH-1 AH- temp@dreg8. AI- temp + reg8 When temp + reg8>0 and temp + reg8 $>$ 7FH or When temp + reg8>0 and temp + reg8 < 0 - 7FH - 1 (SP-1.SP-2)-PSW.(SP-3.SP-4)-PS (SP-5.SP-6)-PC.SP-SP-6 (SP-5.SP-6)-PC.SP-SP-6 (SP-6.SP-6)-PC.(SP-6.SP-6)-PC-6.SP-6.PS-6.SP-6)-PC-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.PS-6.SP-6.SP	temp- AW when temp > 7 FH or	temp- DW, AW when temp - reg16 > 0 and reg16 > 7FFFH or temp - reg16 > 0 and temp + reg16 < 0 to 7FFFH-1 DW. temp6veg16 > 0 and temp + reg16 by temp6veg16 > 0 and temp + reg16 when temp - reg16 > 0 and temp + reg16 > 7FFFH or when temp - reg16 > 0 and temp + reg16 < 0 - 7FFFH or SP-1,SP-2) \leftarrow PSW (SP-3,SP-4) \leftarrow PS (SP-1,SP-6) \leftarrow PC,SP-4,SP-6 \leftarrow PS (SP-6,SP-6) \leftarrow PC,SP-6,PSP-6 (1.0)	temp· DW, AW When temp + (mem16) > 0 and (mem16) > 7FFFH or temp + (mem16) > 0 and temp + (mem16) < 0 to 7FFFH-1 DW· temp 3 6(mem16) > 0 and temp + (mem16) When temp + (mem16) > 0 and temp + (mem16) > 7FFFH or When temp + (mem16) > 0 and temp + (mem16) < 0-7FFFH SP-1.SP-2.P-SW.(SP-3.P-4) + PS (SP-5.SP-6) + PC.SP-6 E-0.BR(F-0,PS-(SP-6))
	no. of	clocks				
	no. of	bytes	2	2 - 4	N	2 - 4
	code	76543210	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem
	operation code	76543210	11110110 11111 reg	11110110	111101111	11110111
	puesouo	operand	тек8	mem8	reg16	mem16
	oi do caro	mnemonic	VIG			
	Ė	tion group		sion instructions	sivib bengi2	



ini			operati	operation code		no. of	worthware	flags
group	mnemonic	operand	76543210	76543210		clocks	operation	AC CY V P S Z
	DAIG	10,48	11110110	111101110 111110 reg	82		$\begin{array}{ll} \text{temp} \cdot \text{AW} \\ \text{When temp} \cdot \text{reg8} > \text{FFH} \\ \text{When temp} \cdot \text{reg8} > \text{FFH} \\ \text{AH} \cdot \text{temp}\%\text{reg8}, \text{AL} \cdot \text{temp} + \text{reg8} \\ \text{When temp} \cdot \text{reg8} > \text{FFH} \\ \text{(SP-1.SP-2)} \leftarrow \text{PPSW}(\text{SP-3.SP-4}) \leftarrow \text{PS} \\ \text{(SP-5.SP-6)} \leftarrow \text{PPC-SP-4C} \\ \text{(SP-6.PS-6)} \leftarrow \text{PS-C.SP-4C} \\ \text{(B-0.18RK-0.PS-C.1.0)} \end{array}$	0 0 0 0 0
ivision instructions		mem8	1111101110	mod 1 1 0 mem	2 - 4		temp · AW When temp ÷ (mem8) > FFH AH · temp%(mem8) AL · temp ÷ (mem8) Mhen temp ÷ (mem8) AFH when temp ÷ (mem8) > FFH (SP-1.SP-2) \leftarrow PPS (SP-5.SP-6) \leftarrow PCS (SP-5.SP-6) \leftarrow PCS (SP-6.PCSP-6) \leftarrow PCS (SP-6.PCSP-6) \leftarrow PCS (SP-6.PCSP-6) \leftarrow PCS (SP-6.PCSP-6) \leftarrow PCSP \leftarrow	ח ח ח ח ח
D bengianU		reg16	111101111	11110111 11110 ген	8		temp - DW, AW When temp + reg16 > FFFFH DW + temp%reg16, AW- temp + reg16 When temp + reg16 > FFFFH When temp + reg16 > FFFFH $(SP-1.SP-2) \leftarrow PSW.(SP-3.SP-4) \leftarrow PS$ $(SP-5.SP-6) \leftarrow PC.SP \leftarrow SP-6$ $(SP-5.SP-6) \leftarrow PC.SP \leftarrow SP-6$ $(SP-6.SP-6) \leftarrow PC.SP \leftarrow (3.2) \cdot PC \leftarrow (1.0)$	
		mem16	111101111	11110111 mod110 mem	2 - 4		temp - DW, AW when temp + (mem16) > FFFFH DW when temp + (mem16), AW + temp + (mem16) AW + temp + (mem16) \times PP-ISP - \times	חחחחח



	2		×	ם	×	×	×			×	×	×	×	×	×			×	×
	S	n	×	5	×	×	×			×	×	×	χ,	×	×			×	×
flags	2.	ם	×	ב	×	×	·×			×	×	Х	×	×	×			×	×
=	>	n	Э	D	ם	⊃	٥			×	×	×	Χ	×	×			×	×
	5	×	×	×	×	ם	כ			×	×	×	×	×	×			×	×
	AC	×	×	×	×	ח	ב			×	×	×	×	×	×			×	×
	operation	When (AL \wedge 0FH)> 9 or AC = AL \wedge AL + 6 AH \leftarrow AH+1.AC \leftarrow 1.CY \leftarrow AC.A1 \leftarrow AI. \wedge 0FH	When $(AL \land OFH) > 9$ or $AC = 1$ $AI \leftarrow AI \vdash + 6$. $CY \leftarrow CY \lor AC \land C \leftarrow 1$ $AV \leftarrow AV \leftarrow AV \leftarrow AV \leftarrow 1$ $AI \leftarrow AI \vdash + 6$ of $AV \leftarrow 1$	$AL = AL + BOHAC = 1$ $AL \leftarrow AL - 6.AH - AH - 1, AC - 1$ $CY \leftarrow AC.AL - AL \wedge OFH$	When (AL^\ 0FH)> 9 or AC = 1 AL-AL-6KY-CYV-AC.AC-1 When AL> 9FH or $OY = 1$ AL-AL-60H.CY-1	AH←AL ÷ 0AH,AL,←AL% 0AH	AL,←AH×0AH+AL,AH←0	When AL $<$ 80H, AH \cdot 0, all other times AH \cdot FFH	When AW < 8000H, DW · 0, all other times DW · FFFFH	1.eg — reg	(mem) - reg	reg - (mem)	reg— imm	(mem) — imm	When W = 0 AL-imm When W = 1 AW-imm	reg—reg	(mem) ← (mem)	reg←reg+1	$(mem) \leftarrow (\overline{mem}) + 1$
- D	clocks																		And and a second
Jo ou	bytes	1	1	1	-	2	2	-	1	2	2 - 4	2 - 4	3 - 4	3-6	2 - 3	2	2-4	2	2 - 4
code	76543210	And the same of th		The state of the s		00001010	0 0 0 0 1 0 1 0	AND THE RESIDENCE OF THE PARTY	AND THE PROPERTY OF THE PROPER	11 reg reg	mod reg mem	mod reg mem	11111 reg	mod 1 1 1 mem		11010 reg	mod 0 1 0 mem	11011 reg	mod 0 1 1 mem
operation code	76543210	0 0 1 1 0 1 1 1	00100111	0 0 1 1 1 1 1 1	00101111	11010100	11010101	10011000	10011001	0011101W	0 0 1 1 1 0 0 W	0 0 1 1 1 0 1 W	1 0 0 0 0 0 S W	1 0 0 0 0 0 S W	0 0 1 1 1 1 0 W	1111011W	1111011W	1111011W	1111011W
	operand					and the same of th				гед.гед	mem,reg	reg,mem	reg,imm	mem,imm	acc.imm	reg	mem	reg	mem
1	mnemonic	ADJBA	ADJ4A	ADJBS	ADJ4S	CVTBD	CVTDB	CVTBW	CVTWL	CMP	•				4	NOT		NEG	
.ś	struc- tion group		notructions	i tnemelq	moo QO8	110	SU	a Con tructio	isu		ctions	unteni	nosin	owbs	၁	1	emen suoit	natruc	!



S.	1	1	,																				
			×	1/	×	×	1	/	γ	×	×	×	×.	×	1	×	×	×	' ×.	×	×	×	×
-		. ×	X		× .	× .	× .	×	×	×.	×	×	×	×	×	×	. X	×	×	×	. ×	×	>
>	0 (0	0	0 0	0	0	0	0	0_	0	0		0	0	0		0	0	0	0	0	-	-
<u>ن</u> ا																	·						-
-	_	_		_	_		_				_		_		_	_	_						-
	гед∧ гед	(mem)∧reg	reg∧imm	(mem)∧imm	When W = 0 AL ∧ imm 8 When W = 1 AW ∧ imm 16	геқ←геқ∧ге	(mem)←(mem)∧reg	reg←reg∧(mem)	reg←reg∧imm	$(mem) \leftarrow (mem) \wedge imm$	When $W = 0$ AL· AL \land imm 8 When $W = 1$ AW· AW \land imm 16	гед←гед∨гед	(mem) ← (mem) ∨ reg	reg←reg∨(mem)	reg←reg∨imm	(mem) ← (mem) ∨ imm	When W = 0 AL \cdot AL \vee imm 8 When W = 1 AW \cdot AW \vee imm 16	reg←reg∀reg	(mem)←(mem)∀reg	reg←reg∀(mem)	reg←reg∀imm	(mem)←(mem)∀imm	When W = 0 AL· AL ♥ imm 8
bytes	2	2 - 4	3 - 4	3 - 6	2 - 3	2	2 - 4	24	3 - 4	3 - 6	2 - 3	2	2 - 4	2 - 4	3-4	3-6	2-3	2	2-4	2-4	3-4	3 - 6	0-0
1 0	eg	e m	ä	e m		eg.	E	e H	bg.	em		eg	em	em	e	em		gg	em	еш	eg	em	
2		1	1		ļ)						i i								
4	reg	reg	0 0	0 0		reg	reg	reg	0	1 0		reg	reg	reg	0 0	0 0		reg	reg	reg		1 1	
9		pou	11	pou			pou	pou	=	pou		=	pou	pou	-	pou		=	pou	pou	-	pou	1
-			 	-			-		-	-	·>	-					<u> </u>				-		-
2 1 (1 0 1	1 0 1	1 1	1 1	0 0	0 1 /	0 0	0 1 1	0 0	0 0	1 0 1	0 1 7	100	0 1 1	100	0 0	1 0 1	0 1 1	0 0	0 1 1	0 0	0 0	W 0 1 1 0 1 0 W
3	0 (0 (0 1	0 1	1.0	0	0	0 0	0	0	0 () 1 (1 (1 (0 (0 () 1	0 1	0 1	0	0 (0 (-
2	0 0	0 0	-	=	1 0	1 1 0	1 (1.0	0	0	10	0	0	0 0	0	0 0	0 0	=	-	-	0	0 0	-
9 2	1 0	1 0	1.1	1.	1 0	0 0	0 0	0 0	1 0	1 0	0 0	0 0	0 0	0 0	1 0	1 0	0 0	0 0	0 0	0 0	1 0	1 0	
9	54	Fr E	E	E	Ε	±c	pc.	E	Ε	Ē	E	540	žť	E	ε	Ē	ε	b.c	þc	ε	ε	Ē	8
L L	ř	m,re	g.im	m,im	c,imi	K.re	m,re	g,me	m.i.m	m,im	c,imi	g,re	m,re	g,me	g,im	m,im	c,imi	g,re	m,re	g,me	g,im	m,im	mmi ooo
<u>ē</u>	ž	me re	1.6	E .	ac	7.	Ĕ	re	- P	a a	ac	2	Ĕ	re	re	шe	ac	2	Ĕ	re	re	me	1
2		-									-		A										-
5	TS																	~					
	TES					NN						OR						XOF					
uo			-			-			suc	ructio	teni no	L	csi ot	įβοη						*****			
	6543210 7654321	Operand 76543210 76543210 bytes clocks reg.reg 1000010W 11 reg reg 2 reg^reg	Operand 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 bytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg.reg reg.mem.reg 1 0 0 0 0 1 0 W mod reg mem 2 - 4 (mem) ^ reg	Operand 76543210 76543210 bytes clocks reg.reg 1000010W 11 reg reg 2 reg^reg reg.mem 2-4 (mem)^reg reg.mm 1111011W 11000 reg 3-4 reg^imm	Operand 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 bytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg.reg 2 reg.reg reg.mem reg.mem 2 - 4 (mem)^reg reg.imm 1 11 11 0 1 1 W 11 0 0 0 reg 3 - 4 reg.∧imm mem.imm 1 11 1 0 1 1 W mod 0 0 0 mem 3 - 6 (mem) ∧imm	Operand 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg.reg reg.mem.reg.mem 2 4 (mem) ^ reg reg.imm 11 11 10 11 W 11 0 0 0 reg 3 - 4 reg.rimm mem.imm 1 11 11 0 11 W mod 0 0 0 mem 3 - 6 (mem) ^ imm acc.imm 1 0 1 0 1 0 0 W 2 - 3 When W = 1 AW / imm 16	Operand 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1000010W 11 reg reg 2 reg.reg reg.mem.reg.mem 2 - 4 (mem)^reg reg.mem 1111011W 11000 reg 3 - 4 reg.nmm mem.imm 1111011W mod 0 0 0 mem 3 - 6 (mem) ∧ imm acc.imm 1010100W 2 - 3 When W = O AL ∧ imm 8 reg.reg 2 - 3 When W = 1 AW ∧ imm 16 reg.reg 1 reg.reg reg 2 reg.reg reg	Operand 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg.reg mem.reg 1 0 0 0 0 1 0 W mod reg mem 2 - 4 (mem) ^ reg reg.mem 1 1 1 1 0 1 1 W mod 0 0 reg 3 - 4 reg./imm mem.imm 1 1 1 1 0 1 1 W mod 0 0 0 mem 3 - 6 (mem) ^ imm reg.reg 0 0 1 0 0 0 1 W 1 reg reg 2 - 3 whhen W = 1 AW ^ imm 16 reg.reg 0 0 1 0 0 0 0 W mod reg mem 2 - 4 (mem) ^ imm ^ imm 16	Operation 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 bytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg.reg reg.mem 1 0 0 0 0 1 0 W mod reg mem 2 - 4 (mem) ^ reg reg.mem 1 1 1 1 1 0 1 1 W mod 0 0 0 mem 3 - 4 reg.nim mem.imm 1 1 1 1 1 0 1 1 W mod 0 0 0 mem 3 - 6 (mem) ^ imm reg.reg 0 0 1 0 0 0 1 W 1 reg reg 2 - 3 When W = 1 AW ^ imm 16 reg.reg 0 0 1 0 0 0 1 W 1 reg reg 2 reg.reg reg mem.reg 0 0 1 0 0 0 1 W mod reg mem 2 - 4 (mem) ← (mem) ← (mem) ^ reg	Operand 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1000010W 11 reg reg ^ reg reg.mem.reg 1000010W 11 reg reg ^ reg reg.mem.reg 1000010W 11000 reg 3-4 reg ^ reg reg.reg 1111011W mod 0 0 mem 3-6 (mem) ^ reg reg.reg 0010001W 11 reg reg 2-3 When W = 1 AW / imm 8 reg.reg 0010000W mod reg mem 2-4 (mem) ^ cmm) ^ cmm / cmm) ^ reg reg.mem 0010001W mod reg mem 2-4 reg reg.mem 0010000W 11100 reg 3-4 reg	Operation 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 bytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg.reg reg.mem.reg.mem 2 - 4 (mem) ^ reg reg.mem.reg.imm 11 11 10 11 W 11 0 0 0 reg 3 - 4 reg./ imm mem.rimm 1 11 11 0 11 W mod 0 0 0 mem 3 - 6 (mem) ^ rimm acc.imm 1 0 1 0 1 0 0 0 W 1 1 reg reg 2 - 3 When W = 0 AL / imm 8 reg.reg 0 0 1 0 0 0 1 W 1 1 reg reg 2 reg-reg / mem) ^ reg reg.mem 0 0 1 0 0 0 0 W mod reg mem 2 - 4 (mem) ^ reg reg.imm 1 0 0 0 0 0 W 1 11 10 0 reg 3 - 4 reg-reg / imm) reg.imm 1 0 0 0 0 0 W 1 11 10 0 reg 3 - 4 reg-reg / imm) reg.imm 1 0 0 0 0 0 W 1 11 10 0 reg 3 - 4 reg-reg / imm)	Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1 00 0 0 1 0 W 11 reg reg 2 reg.reg reg.mem 1 00 0 0 1 0 W mod reg mem 2-4 (mem) ^ reg reg.mem 1 11 11 0 1 1 W mod 0 0 mem 3-6 (mem) ^ rimm acc.imm 1 0 1 1 0 1 0 0 W mod reg mem 2-3 When W = 1 AW ^ imm 16 reg.reg 0 0 1 0 0 0 1 W 1 1 reg reg 2 reg-reg/reg mem.reg 0 0 1 0 0 0 0 W mod reg mem 2-4 (mem) - (mem) - (mem) ^ reg reg.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg/imm mem.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg/imm mem.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg/imm acc.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg/imm acc.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg/imm	Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1000010W 11 reg reg ^ reg reg ^ reg reg.mem.reg 1000010W 11 reg reg ^ reg reg ^ reg reg.mem.reg 1111011W mod reg 3-6 (mem) ^ reg reg.reg 0010001W 11 reg reg 2 When W = 0 AL ^ imm B reg.reg 0010001W 11 reg reg 2 reg-reg ^ imm reg.mem 2-4 (mem) - (mem) ^ reg reg-reg ^ imm reg.mem 001000W mod reg 2-4 reg-reg ^ imm reg.mem 100000W 11100 reg 3-4 reg-reg ^ imm mem.imm 100000W mod reg mem 2-4 reg-reg ^ imm acc.imm 100000W mod reg 3-4 reg-reg ^ imm acc.imm 100000W mod reg 3-4 reg-reg ^ imm acc.imm 100000W mod reg 3-4 reg-reg ^ imm acc.imm 2-3 m	Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg.reg 1 00 0 0 1 0 W 11 reg reg 2 reg.reg reg.mem 1 0 0 0 0 1 0 W 11 reg reg 3-4 reg.nem reg.mem 1 11 11 0 1 1 W mod 0 0 0 mem 3-6 (mem) ^ imm acc.imm 1 0 1 0 1 0 0 W 1 reg reg 2-3 When W = 0 AL ^ imm B reg.mem 0 0 1 0 0 0 1 W 1 reg reg 2 reg-reg / imm reg.mem 0 0 1 0 0 0 1 W 1 reg reg 2 reg-reg / imm reg.imm 1 0 0 0 0 0 W mod reg mem 2-4 reg-reg / imm mem.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg / imm acc.imm 0 0 1 0 0 0 W 1 11 0 0 reg 3-4 reg-reg / imm acc.imm 1 0 0 0 0 0 W 1 11 0 0 reg 3-4 reg-reg / imm acc.imm 1 0 0 0 0 0 W 1 1 1 reg reg 2-3 When W= AL Alm M reg.reg 0 0 0 0 0 0 W 1 1 reg reg 2-3 reg-reg / imm	Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 bytes clocks reg,reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg feet reg,reg 1 0 0 0 0 1 0 W 11 reg reg 2-4 (mem) ^ reg reg,imm 1 11 11 0 1 1 W 11 0 0 0 reg 3-4 reg / imm mem,imm 1 11 1 1 0 1 1 W mod 0 0 mem 3-6 (mem) / imm acc,imm 1 0 1 0 1 0 0 0 W 1 1 reg reg 2 reg,mem 2 - 3 When W = 1 AW / imm 8 reg,imm 1 0 1 0 0 0 0 W 1 1 reg reg reg reg reg / imm reg,imm 1 0 0 0 0 0 0 W 1 1 1 0 0 reg 3-4 reg reg reg / imm reg,imm 1 0 0 0 0 0 W 1 1 1 0 0 reg 3-4 reg reg reg / imm reg,imm 1 0 0 0 0 0 W 1 1 1 0 0 reg 3-4 reg reg reg / imm reg,imm 1 0 0 0 0 0 W 1 1 1 0 0 reg 3-4 reg reg reg / imm reg,imm 1 0 0 0 0 0 0 W 1 1 1 reg reg reg reg reg / imm	Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 Dytes clocks reg.reg 1 0 0 0 0 1 0 W 11 reg reg 2 reg. reg reg. reg reg.mem 1 0 0 0 0 1 0 W mod reg mem 2 - 4 (mem) ^ reg reg.mem 1 1 1 1 1 0 1 1 W 1 1 0 0 0 0 mem 3 - 4 reg / imm mem.reg 1 0 1 0 1 0 0 W mod reg mem 2 - 3 When W = 0 Al / imm 8 reg.reg 0 0 1 0 0 0 0 W 1 1 reg reg 2 reg-reg/ reg reg.mem 0 0 1 0 0 0 W 1 1 reg reg 2 reg-reg/ reg reg.imm 1 0 0 0 0 0 W 1 1 1 0 0 reg 3 - 4 reg-reg/ reg reg.imm 1 0 0 0 0 0 W 1 1 1 0 0 reg 3 - 4 reg-reg/ reg reg.imm 1 0 0 0 0 0 W 1 1 1 0 0 mem 2 - 4 (mem) - (mem) / imm 16 reg.imm 1 0 0 0 0 0 0 W 1 1 1 reg reg 2 - 3 When W = 0 A.	regiruq 7 6 5 4 3 2 10 0 76 5 4 3 2 10 0 10 ks clocks regrared 10 0 0 0 10 w c regrated regramment. 1	Operating Tright of E 5 4 3 2 10 7 6 5 4 3 2 10 Dytes clock reginen mem, reg mem, reg mem, regimm 1 0 0 0 0 1 0 W mod reg mem 2-4 (mem) ^ reg reginen mem, reg mem, regimm 1 1 11 10 1 1 W mod 0 0 0 mem 3-6 (mem) ^ reg reginen mem, reg 0 0 10 0 0 0 W 1 1 reg reg 2-3 When W = 0 AL ^ imm 8 reg, reg 0 0 1 0 0 0 0 W 1 1 reg reg 2-3 When W = 0 AL ^ imm 8 reg, reg 0 0 1 0 0 0 0 W 1 1 reg reg 2-3 When W = 0 AL ^ imm 8 reg, reg 0 0 1 0 0 0 0 W 1 1 1 0 0 reg 3-4 regr reg ^ imm reg, reg 0 0 1 0 0 0 0 W 1 1 1 0 0 reg 3-4 regr reg ^ imm reg, reg 0 0 1 0 0 0 0 W 1 1 1 0 0 reg 3-4 regr reg ^ imm reg, reg 0 0 0 0 0 0 0 W 1 1 1 reg reg 2-3 When W = 1 AN ^ imm reg, reg 0 0 0 0 1 0 0 W 1 1 reg reg regr reg ^ imm regr reg / imm reg, mem 2-3 When W = 1 AW regr reg / imm regr reg / imm <	Operation 7 6 5 4 3 2 10 To 5 4 3 2 10 Divise clocks reginent 1 0 0 0 0 1 0 W 11 reg reg 2- reginent reginent 1 111 0 1 1 W mod reg men 2-4 (men) / reg reginent 1 111 0 1 1 W mod reg men 3-4 reg/rimm accinm 1 111 0 1 1 W mod reg men 2-3 When W = OAL/imm 8 reginent 0 0 1 0 0 0 1 W 11 reg reg 2-3 When W = OAL/imm 8 reginent 0 0 1 0 0 0 1 W mod reg men 2-4 regr-reg/reg reginent 1 0 0 0 0 0 W 11 1 0 0 reg 3-4 regr-reg/(mem) reginent 1 0 0 0 0 0 W 11 1 0 0 reg 3-4 regr-reg/(mem) reginent 1 0 0 0 0 0 W 11 1 0 0 reg 3-4 regr-reg/(mem) reginent 0 0 0 0 0 0 W 11 1 0 0 reg 3-4 regr-reg/(mem) reginent 0 0 0 0 0 0 W 11 1 reg 2-3 When W = OAL AL/imm 8 reginent 0 0 0 0 0 0 W 11 reg 2-3 regr-reg/(mem) </td <td>Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 Divise clocks rrg.rrg 1000010W 11 reg reg<!--</td--><td>Operating 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Dytes clock reginen 1 0 0 0 0 1 0 W 11 reg reg 2 reg/reg reginen 1 0 0 0 0 1 0 W 11 reg reg 3-4 reg/reg reginen 1 111 10 1 1 W 11 0 0 0 reg 3-4 reg/reg reginen 1 1 1 1 1 1 1 1 1 1 1 1 1 1 reg reg 2-3 When W = 0 AL / nmm 8 regine 0 0 1 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 0 0 1 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 0 0 0 0 0 0 W 1 1 1 reg reg 2 When W = A. Al. / imm 6 regine 0 0 0 0 0 0 W 1 1 reg reg 2 When W = A. Al. / imm 6 regine 0 0 0 0 0 0 W 1 1 reg reg 2 regr-reg / imm</td><td>Operation 7 6 5 4 3 2 10 Forest Clocks reginer 1 0 0 0 0 10 W 11 reg reg 2 reg/reg reginer 1 0 0 0 0 10 W 11 reg reg 2 reg/reg reginer 1 11110 11 W mod reg 3.4 reg/rimm necalism 1 11110 11 W mod 0 0 0 mem 3.6 (mem)/rimm necalism 1 101 0 10 0 W mod 1 reg reg 2 When W = OAA / imm 6 reginer 0 0 10 0 0 W 11 reg reg 2 When W = OAA / imm 6 reginer 0 0 10 0 0 W 11 reg reg reg-reg/reg regine 0 0 10 0 0 W mol reg 2 (mem)-(mem)/rimm regine 0 0 0 0 0 0 W 11 10 0 0 reg 3 reg-reg/reg nem,rem 0 0 0 0 1 0 W mol reg 2 when W = OAA / imm 8 reg,mem 0 0 0 0 1 0 W mol reg 2 reg-reg/reg nem,reg 0 0 0 0 1 0 W mol reg 2 reg-reg/reg re</td><td>ορεσίποι 7 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7</td></td>	Operation 7 6 5 4 3 2 10 7 6 5 4 3 2 10 Divise clocks rrg.rrg 1000010W 11 reg reg </td <td>Operating 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Dytes clock reginen 1 0 0 0 0 1 0 W 11 reg reg 2 reg/reg reginen 1 0 0 0 0 1 0 W 11 reg reg 3-4 reg/reg reginen 1 111 10 1 1 W 11 0 0 0 reg 3-4 reg/reg reginen 1 1 1 1 1 1 1 1 1 1 1 1 1 1 reg reg 2-3 When W = 0 AL / nmm 8 regine 0 0 1 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 0 0 1 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 0 0 0 0 0 0 W 1 1 1 reg reg 2 When W = A. Al. / imm 6 regine 0 0 0 0 0 0 W 1 1 reg reg 2 When W = A. Al. / imm 6 regine 0 0 0 0 0 0 W 1 1 reg reg 2 regr-reg / imm</td> <td>Operation 7 6 5 4 3 2 10 Forest Clocks reginer 1 0 0 0 0 10 W 11 reg reg 2 reg/reg reginer 1 0 0 0 0 10 W 11 reg reg 2 reg/reg reginer 1 11110 11 W mod reg 3.4 reg/rimm necalism 1 11110 11 W mod 0 0 0 mem 3.6 (mem)/rimm necalism 1 101 0 10 0 W mod 1 reg reg 2 When W = OAA / imm 6 reginer 0 0 10 0 0 W 11 reg reg 2 When W = OAA / imm 6 reginer 0 0 10 0 0 W 11 reg reg reg-reg/reg regine 0 0 10 0 0 W mol reg 2 (mem)-(mem)/rimm regine 0 0 0 0 0 0 W 11 10 0 0 reg 3 reg-reg/reg nem,rem 0 0 0 0 1 0 W mol reg 2 when W = OAA / imm 8 reg,mem 0 0 0 0 1 0 W mol reg 2 reg-reg/reg nem,reg 0 0 0 0 1 0 W mol reg 2 reg-reg/reg re</td> <td>ορεσίποι 7 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7</td>	Operating 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Dytes clock reginen 1 0 0 0 0 1 0 W 11 reg reg 2 reg/reg reginen 1 0 0 0 0 1 0 W 11 reg reg 3-4 reg/reg reginen 1 111 10 1 1 W 11 0 0 0 reg 3-4 reg/reg reginen 1 1 1 1 1 1 1 1 1 1 1 1 1 1 reg reg 2-3 When W = 0 AL / nmm 8 regine 0 0 1 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 0 0 1 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 1 0 0 0 0 0 W mod reg mem 2-4 reg/reg / nem regine 0 0 0 0 0 0 W 1 1 1 reg reg 2 When W = A. Al. / imm 6 regine 0 0 0 0 0 0 W 1 1 reg reg 2 When W = A. Al. / imm 6 regine 0 0 0 0 0 0 W 1 1 reg reg 2 regr-reg / imm	Operation 7 6 5 4 3 2 10 Forest Clocks reginer 1 0 0 0 0 10 W 11 reg reg 2 reg/reg reginer 1 0 0 0 0 10 W 11 reg reg 2 reg/reg reginer 1 11110 11 W mod reg 3.4 reg/rimm necalism 1 11110 11 W mod 0 0 0 mem 3.6 (mem)/rimm necalism 1 101 0 10 0 W mod 1 reg reg 2 When W = OAA / imm 6 reginer 0 0 10 0 0 W 11 reg reg 2 When W = OAA / imm 6 reginer 0 0 10 0 0 W 11 reg reg reg-reg/reg regine 0 0 10 0 0 W mol reg 2 (mem)-(mem)/rimm regine 0 0 0 0 0 0 W 11 10 0 0 reg 3 reg-reg/reg nem,rem 0 0 0 0 1 0 W mol reg 2 when W = OAA / imm 8 reg,mem 0 0 0 0 1 0 W mol reg 2 reg-reg/reg nem,reg 0 0 0 0 1 0 W mol reg 2 reg-reg/reg re	ορεσίποι 7 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 5 4 3 2 10 70 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7

 $CY \leftarrow \overline{CY}$

111110101



Retinguishments and the state of the state o	onic operand	ACCRECATE VALUE OF THE PARTY OF				A commendation of the same of	1
	_	76543210	76543210	bytes cl	clocks	AC CY V P S	7
	1 reg8,CL	0 0 0 1 0 0 0 0	11000 reg	8	reg8 bit NO.CL = 0 : Z· 1 = 1 : Z· 0	U 0 0 U	×
	mem8,CL	0 0 0 0	mod 0 0 0 mem	3 2	l	U 0 0 U	×
	reg16,CL	0 0 0 1	11000 reg	e	reg16 bit NO.CL = 0 : Z· 1 = 1 : Z· 0	U 0 0 U	×
	mem16,CL	0001	mod 0 0 0 mem	3 2	(mem16) bit NO.CL = $0: \mathbb{Z}^2$ 1 = $1: \mathbb{Z}^2$ 0	U 0 0 U U	×
	reg8,imm3	1 0 0 0	11000 reg	4	reg8 bit NO.imm3 = 0 : Z· 1 = 1 : Z· 0	U 0 0 U	×
	mem8,imm3	3 1 0 0 0	mod 0 0 0 mem	4 6	(mem8) bit NO.imm3 = 0 : Z· 11 = 1 : Z· 00	n 0 0 n	×
	reg16.imm4	1 0 0 1	11000 reg	4	reg16 bit NO.imm4 = $0 : \mathbb{Z}$. 1 = $1 : \mathbb{Z}$. 0	n 0 0 n	×
1	mem16,imm4	1 0 0 1	mod 0 0 0 mem	4 6	(mem16) bit NO.imm4 = $0 : Z \cdot 1$ 1 = $1 : Z \cdot 0$ 0	U 0 0 U	×
qo fi8	reg8,CL	0 1 1 0	11000 reg	3	reg8 bit NO.CL· reg8 bit NO.CL		
-	mem8,CL	0 1 1 0	mod 0 0 0 mem	3 2	(mem8) bit NO.CL· (mem8) bit NO.CL		
	reg16,CL	0 1 1 1	11000 reg	3	reg16 bit NO.CL· 16 bit NO.CL		
	mem16,CL	0 1 1 1	mod 0 0 0 mem	3.5	(mem16) bit NO.CL- (mem16) bit NO.CL		
	reg8,imm3	11110	11000 reg	4	reg8 bit NO.imm3· reg8 bit NO.imm3		
	mem8,imm3	11110	mod 0 0 0 mem	4 6	(mem8) bit NO.imm3· (mem8) bit NO.imm3		
	reg16,imm4	1111	11000 reg	4	reg16 bit NO.imm4· reg16 bit NO.imm4		
	mem16,imm4	4 1111	mod 0 0 0 mem	4 6	(mem)16 bit NO.imm4· (mem16) bit NO.imm4		
		2nd byte	3rd byte	*1st byt	1st byte – OFH		



flags	AC CY V P S Z															2.			0			
	operation	reg8 bit NO.CL ⋅ 0	(mem8) bit NO.CL · 0	reg16 bit NO.CL · 0	(mem16) bit NO.CL · 0	reg8 bit NO.imm3+ 0	(mem8) bit NO.imm3- 0	reg16 bit NO.imm4+ 0	(mem16) bit NO.imm4· 0	reg8 bit NO.CL ∙ 1	(mem8) bit NO.CL- 1	reg16 bit NO.CL· 1	(mem16) bit NO.CL- 1	reg8 bit NO.imm3 · 1	(mem8) bit NO.imm3 · 1	reg16 bit NO.imm4· 1	(mem16) bit NO.imm4· 1	Ŧ.	CY←0	DIR←0	CY←1	DIR←1
no. of	clocks																	*1st byte - OFH				
no. of	bytes	3	3 - 5	8	3 - 5	4	4 - 6	4	4 · 6	8	3 - 5	က	3 - 5	4	4 - 6	4	4 - 6	18	1	1	1	-
operation code	76543210	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	3rd byte				
operation	76543210	00010010	0 0 1 0	0 0 1 1	0 0 1 1	1010	1010	1011	1 0 1 1	0100	0 1 0 0	0 1 0 1	0 1 0 1	1100	1100	1101	1101	2nd byte	11111000	11111100	11111001	11111101
	operand	reg8,CL	mem8,CL	reg16,CL	mem16,CL	reg8,imm3	mem8,imm3	reg16,imm4	mem16,imm4	reg8,CL	mem8,CL	reg16,CL	mem16,CL	reg8,imm3	mem8,imm3	reg16,imm4	mem16,imm4		CY	DIR	CY	DIR
	mnemonic	CLRI								SETI		-							CLRI		SET1	
<u> </u>	tion group	<u> </u>					SI	notion	nteni r	noitere	eqo fi	3]				



_								
		2	×	×	×	×	×	×
l	į	S	X X X	× × × × ×	×	×	×	×
1	lags	2	×	×	×	×	×	×
5	II.	>	×	X			ח	n
l		AC CY V P	×	×	×	× n	× n	v × u ×
L		AC	n	n	n	n	ם	n
	Operation	Change	MSB of CY · reg, reg · regX2 When MSB of reg = CY V · 1 When MSB of reg = CY V · 0	MSB of CY \cdot (mem), (mem)× (mem)X2 When MSB of (mem) = CY, V \cdot 1 When MSB of (mem) = CY, V \cdot 0	temp + CL, while temp = 0, repeat this operation. MSB of CY ⋅ reg, reg ⋅ regX2 temp - 1	temp + CL, while temp = 0, repeat this operation. MSB of CY \cdot (mem) \cdot (mem)X2 temp $-$ 1	temp · imm8, while temp = 0, repeat this operation. MSB of CY · reg, reg · regX2 temp · temp − 1	temp \cdot imm8, while temp = 0, repeat this operation. MSB of CY+ (mem), (mem) \cdot (mem)X2 temp $-$ 1
		clocks						
	no. of	bytes	2	2 . 4	2	2 - 4	က	3 - 5
	code	76543210	11100 reg	mod 1 0 0 mem	11100 reg	mod 1 0 0 mem	11100 reg	mod 1 0 0 mem
	operation code	76543210 76543210	1101000W	1 1 0 1 0 0 0 W	1101001W 11100 reg	mem,CL 1 1 0 1 0 0 1 W mod 1 0 0 mem	reg.imm8 110000W 11100 reg	mem,imm8 1 1 0 0 0 0 W mod 1 0 0 mem
	busine		reg,1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8
	in ome		SHL					
	in-	tion		su	oitounten	PIUS		

n: number of shifts



	N		. /		., 2 ,	. / .		- 7		7		- / -	· ·
	AC CY V P S		/						7/		- /	· ×	×
flags	<u> </u>					. /						./_	× 11 × 11
				=	= -	5	-	0	0	-	5	> ×	=
	ن پر	<u> </u>		5	=	ŧΞ	É	==		5	5	5	
						-		Ť	<u> </u>		-		
naration		CY ← LSB of reg, reg ← reg − 2 MSB of reg = bit following MSB of reg: V ← 1 MSB of reg = bit following MSB of reg: V ← 0	CY ← LSB of (mem), (mem) ← (mem) ÷ 2 MSB of (mem) = bit following MSB of (mem): V · 1 MSB of (mem) = bit following MSB of (mem): V · 0	temp ← CL, while temp = 0, repeat this operation. CY ← LSB of (mem), (mem) ← (mem) ÷ 2 temp ← temp − 1	temp ← CY, while temp = 0, repeat this operation. CY ← LSB of (mem), (mem) ← (mem) ÷ 2 temp ← temp − 1	temp ← imm8, while temp = 0, repeat this operation. CY ← LSB of reg, reg ← reg ÷ 2 temp ← temp − 1	temp · imm8, while temp = 0, repeat this operation. CY · LSB of (mem), (mem) · (mem) ÷ 2 temp · temp - 1	CY ⋅ LSB of reg, reg ⋅ reg − 2, V ⋅ 0 MSB of operand does not change.	CY ⋅ MSB of (mem), (mem) ⋅ (mem) − 2, V ⋅ 0 MSB of operand does not change	temp · CL, while temp = 0, repeat this operation. CL · LSB of reg, reg · reg ÷ 2 temp · temp - 1, MSB of operand does not change.	temp - CL, while temp = 0, repeat this operation. CY · LSB of (mem), (mem) + 2 temp - temp - 1, MSB of operand does not change.	temp · imm8, while temp = 0, repeat this operation. CL · LSB of reg, reg · reg ÷ 2 temp · temp - 1, MSB of operand does not change.	temp · imm8, while temp = 0, repeat this operation. CY · LSB of (mem), (mem) ÷ 2 temp · temp - 1, MSB of operand does not change.
no. of	clocks							Mark the district of the control of					
no. of	bytes	2	2 4	2	2 4	ε,	3 2	2	2 4	2	2 4	3	5
n code	76543210	11101 reg	mod 1 0 1 mem	11101 reg	mod 1 0 1 mem	11101 reg	mod 1 0 1 mem	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem
operatio	7 6 5 4 3 2 1 0 7 6 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1 0 1 0 0 0 W	110101W	1101001W	1 1 0 0 0 0 W	1 1 0 0 0 0 0 W	1101000W	1101000W	1101001W 11111 reg	110101W	1100000W 11111 reg	1 1 0 0 0 0 0 W
	operand reg.1		mem,1	reg,CL	mem,CL	reg.imm8	mem,imm8	reg,1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8
mnemonic		SHR		<u> </u>			-	SHRA					
in- struc-	e 5					suonar	nteni tiid	10					

n: number of shifts



	N												
	x.												
flags	2.											-	
Œ,	>	×	×	=	=	=	=		X	<u> </u>	0	2	ם
	AC CY	×	×	×	^	×	<u>'</u> ×	×	X	Χ	×	λ	×
	ξ.			-									
n condition o		CY - MSB of reg, reg × 2 + CY MSB of reg = CY; V · 1 MSB of reg = CY; V · 0	CY · MSB of (mem), (mem) · (mem) x 2 + CY MSB of (mem) = CY: V · 1 MSB of (mem) = CY: V · 0	temp · CL, while temp = 0, repeat this operation. CY · MSB of reg, reg · reg x 2 + CY temp · temp - 1	femp · CL, while temp = 0, repeat this operation. CY · MSB of (mem), (mem) · (mem) × 2 + CY temp · temp -1	femp · imm8, while temp = 0, repeat this operation. CY · MSB of reg, reg · reg x 2 + CY temp · temp −1	temp · imm8, while temp = 0, repeat this operation. CY · MSB of (mem), (mem) · (mem) × 2 + CY temp · temp −1	CY・LSB of reg, reg - reg × 2 MSB of reg + CY MSB of reg = bit following MSB of reg: V + 1 MSB of reg = bit following MSB of reg: V + 0	CY - LSB of (mem), (mem) + (mem) + 2 MSB of (mem) - CY: MSB of (mem) = bit following MSB of (mem): V - 1 MSB of (mem) = bit following MSB of (mem): V - 0	temp ← CL, while temp = 0, repeat this operation. CY ← LSB of reg, reg ÷ 2 MSB of (mem) ← CY temp ← 1	temp ← CL, while temp = 0, repeat this operation. CY ← LSB of (mem), (mem) ← (mem) ÷ 2 MSB of (mem) ← CY temp ← temp − 1	temp ← imm8, while CL = 0, repeat this operation. CY ← LSB of reg, reg ÷ 2 MSB of reg ← CY temp ← temp –1	temp ← imm8, while CL = 0, repeat this operation. CY ← LSB of (mem), (mem) ← (mem) ÷ 2 MSB of (mem) ← CY temp ← temp ← 1
Jo ou	clocks			The state of the s	MALE AND THE PARTY OF THE PARTY								
no. of	bytes	2	2 4	2	2 4	က	3 5	2	2 4	2	2 - 4	e	3 5
oode code	76543210	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	1 1 0 0 0 reg	mod 0 0 0 mem	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem
operation code	76543210	1 1 0 1 0 0 0 W	1 1 0 1 0 0 0 W	110101W	1 1 0 1 0 0 1 W	1 1 0 0 0 0 0 W	1 1 0 0 0 0 0 W	1 1 0 1 0 0 0 W	1 1 0 1 0 0 0 W	1 1 0 1 0 0 1 W	1 1 0 1 0 0 1 W	1 1 0 0 0 0 0 W	1 1 0 0 0 0 0 W
	operand	reg,1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8	reg.1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8
	mnemonic	ROL						ROR			-		
ė	tion group						suo	on instructi	itstoR				

n: number of shifts



	_						_		_			_						
-	7																	
ľ	s			1		1											-	
flags	2	1																
Pa	>	×		×			5			D			ב		1	⊃		
	AC CY V P	×		×			×			×			×		T	×	-	
	AC																	
						T									T			
Ì																		
						_				_			o		2	5		
				Ì		atio				atio			erat		Pra t	5		
						Sera				Ser			Ö		Č	5		
						S				s of			this		, id			
				=		=				Ë			at		100	! _		
١,	tion	Đ.		nen		eal	Ď.			eat			de p	. :),	90	ie i		
	operation	of re		÷ 5	<u></u>	칠	7			e e	5		0, 7 o e		0	: =		
	ŏ	gg .	-0	3B c	<u>.</u>	o O	ĕ			0, 5	ᆵ		1 8		11	œ,	Ş	
		ž		ž,	+ > ?	* ;"	ž	ò		, See	+		್ದ ೪	ò	C	S	重	
		· ‡	> >	+ 3	300	9 e	.+	ጀ	_	9	×		₹ .	Ĕ.	- Ji	٠	+	_
		5	ျှင်	S 8	<u> </u>	Ę	ં	7	-	量な	Ē	7	5€	± .		δ	×	i
		ζ ×	, p	ξ,ξ	E E E	Ή	ું	×	emi	۲۲	Ĕ	m	₽Ç.	×		ς,	em)	temp -
		tmpcy · CY, CY · MSB of reg	MSB of reg = CY: V · 1	tmpcy · CY, CY · MSB of (mem)	MSB of (mem) = CY: V = 1 MSB of (mem) = CY: V = 1 MSB of (mem) = CY: V = 0	temp · CL, while CY = 0, repeat this operation	tmpcy + CY, CY + MSB of reg	reg + reg x 2 + tmpcy	temp · temp - 1	temp · CL, while CY = 0, repeat this operation tmbcv · CY CY - MSB of (mem)	(mem) · (mem) x 2 + tmpcy	temp + temp -1	temp · imm8, while CL = 0, repeat this operation tmpcy · CY, CY · MSB of reg	reg + reg x 2 + tmpcy	temp + temp = 1	Impcy - CY, CY - MSB of (mem)	reg · (mem) x 2 + tmpcy	۳
		S :	, g, g,	DO E	9,0	9 8	်	<u>+</u>	ė	م ک	Ë	٩	مَ يُ	+ 9	و او	Š	* ¹ ,	temp .
		토	Σž	E 8	ΣŽ	ē	Ē	5,	te	ᄩ	Ĕ	ten	를 를	e e	e e	Ē	ē	ten
						T									+			
0	clocks														-			
٩	ਹ																	
- J	s			4		T				-					Τ.			1
0.0	bytes	2		2 - 4		0	7			2 - 4			က		1	3 - 5		
-		-				+			-			-			_			4
	76543210	96		ıem		1	20			em			eg			eш		
	3.2	_		-		'	_			E			<u>-</u>			Ė		
	4	-		-		-	-			1			10		1 :	0		-
g	6 5	1 0		0 P		0	> -			0 P			0 1		1 5	0		
E		7		Ē		-	٠.		-	ш			-			E O		-
operation code	543210	1101000W 11010 reg		1 1 0 1 0 0 0 W mod 0 1 0 mem		110101W 11010	:			110101W mod 010 mem			1100000W 11010 reg		1	mem,immo 110000w mod010 mem	-	7
орел	2 1	0 0		0 0		1	•			0 1			0 0		1			
	3	0 1		0		0	2			0			0		3	5		
	5 4	0 1		0 1		0	5			0 1			0 0		6	0		1
	9 4	1 1		1 1		-	-			_			- 1			-		
-					-				+			+		-	Ļ.			-
1		Τ,		7		Loo CI	1		.	mem,CL			reg,imm8		0	SE .		
onorond	2	reg,1		mem,1		000	á			em,(g,im			E,		
ة ا	5			-		-	•			Ē		-	re			E		
.9	2					L									L			1
	ciiioiiic	ာ ၁																
}	5	ROLC																
•	=	2																
in- struc-	group				suoi	truc	su	əte	sto	Я								1
									_			_						_

n: number of shifts



	2							Ī							Τ			
	S							1							-			
flags	V	×	-	×		5		+	n n			n		-	+5			-
	AC CY V	×		×		×		1	×			×			×			
	AC							+							-			
neration	operation	Impcy - CY, CY - LSB of CY reg - reg - 2 MSB of reg - Impcy	MSB of reg = bit following MSB of reg: $V \cdot I$ MSB of reg = bit following MSB of reg: $V \cdot I$	Impcy - CY, CV - LSB of mem (mem) - (mem) - 2	MSB of (mem) - tmpcy MSB of (mem) = bit following MSB of (mem): V · 1 MSB of (mem) = bit following MSB of (mem): V · 0	temp \leftarrow CL, while CL = 0, repeat this operation tmpcy \leftarrow CY, CY \leftarrow LSB of req	reg ← reg – 2 MSB of reg ← tmpcy	temp ← temp – 1	temp ← CL, while CL = U, repeat this operation tmpcy ← CY, CY ← LSB of (mem)	(mem) ← (mem) – 2	MSD OI (mem) ← unpcy temp ← temp − 1	temp ← imm8, while CL = 0, repeat this operation tmpcv ← CY, CY ← LSB of reg	reg ← reg – 2	MSB of reg ← tmpcy temp ← temp – 1	temp - imm8, while CL = 0, repeat this operation	tmpcy ← Ct, Ct ← LSB Of (mem) (mem) ← (mem) – 2	MSB of (mem) ← tmpcy	temp ← temp – 1
no. of	clocks				Minimum in the													
no. of	bytes	2		2 - 4		2			2 4			8			3.		-	
ope	76543210	11011 reg		mod 0 1 1 mem		11011 reg			mod 0 1 1 mem		-	11011 reg			mod 0 1 1 mem			
operation code	7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 1 1 0 1 0 0 0 W 1 1 0 1 1 reg			1 1 0 1 0 0 0 W mod 0 1 1 mem		1101001W 11011 reg	-		110101W			1100000W 11011 reg		-	1 1 0 0 0 0 0 W			
1	operand	reg,1		mem,1		reg,CL			mem,CL			reg,imm8			mem imm8			
	mnemonic	RORC																
Ė	tion group					ction	unteni	ate	юЯ									

n: number of shifts



CALL	l						The Person Name and Address of		
7 6 5 4 3 2 1 0 Dytes Clock Cl	ā		puerano	operati	on code	no. of	no. of		flags
near proc 11101000 3 regptrl6 111111111 11010 reg 2 memptrl6 111111111 mod 010 mem 2·4 far proc 10011010 5 memptr32 1111111111 mod 011 mem 2·4 pop value 11000011 1 pop value 11001011 1 pop value 11001011 3		3	Operano	76543210	76543210	bytes	clocks		x
111111111	CALL		near proc	11101000		က		SP - 1, SP - 2) ←PC, SP ← SP - 2 PC ← PC + disp	
111111111 mod 0 1 0 mem 2·4 100111010 5 1111111111 mod 0 11 mem 2·4 111000011 11000010 3 111001011 3		•	regptr16		11010 reg	2		SP-1,SP-2)←PC,PC←regptr16 SP←SP-2	
10011010 5 1111111111 mod 0 11 mem 2 4 11000011 1 11001011 1 111001011 1			memptr16		mod 0 1 0 mem	2 4		(SP-1,SP-2) ←PC,SP←SP-2 PC←(memptr16)	
111111111 mod 0 111 mem 2 4 110000111 11000010 3 11001011 11			far proc	10011010		rc.		(SP-1,SP-2)←PS,(SP-3,SP-4)←PC SP←SP-4 PS←see.PC←offset	
11000011 11000010 11001011 11001010 3		*	memptr32		mod 0 1 1 mem	2 4		(SP-1,SP-2)→PS,(SP-3,SP-4)→PC SP-2+2+2+2+2+2+2+2+2+2+2+2+2+2+2+2+2+2+2+	
110000010 11001011 1 11001010 3	RET.			11000011		1		PC←(SP+1,SP) SP←SP+2	
110010111 1			pop value		-	8		$PC \leftarrow (SP + 1, SP)$ $SP \leftarrow SP + 2, SP \leftarrow SP + \text{bon value}$	
11001010 3				11001011		1		PC←(SP+1,SP) PS←(SP+3,SP+2) PS←(SP+3,SP+2)	
			pop value	11001010		8		PC-(SP+1,SP) PS-(SP+3,SP+2) SP-(SP+4,SP-SP+non value	



	۱					flage
puereno		operati	operation code	no. of	no. of	- Court
191	Ĺ	76543210	76543210	bytes	clocks	AC CY V P S
mem16	-	11111111	mod 1 1 0 mem	2 4		(SP-1,SP-2) ← (mem16) SP←SP-2
reg16		0 1 0 1 0 reg		1		(SP-1,SP-2)←reg16 SP←SP-2
sreg		0 0 0 sreg 1 1 0		1		(SP-1,SP-2)←sreg SP←SP-2
PSW	>	10011100		1		$ (SP-1,SP-2) \leftarrow PSW $ $SP \leftarrow SP-2 $
æ		011000000		-		Push registers on the stack
imm		01101080	THE REAL PROPERTY AND ADDRESS OF THE PERSON	2 3		$(SP-1.SP-2) \leftarrow imm$ $SP \leftarrow SP-2$, When $S=1$, sign expansion
mem16	91	10001111	mod 0 0 0 mem	2 4		(mem16)←(SP+1,SP) SP←SP+2
reg16	9	0 1 0 1 1 reg		-		regl6←(SP+1,SP) SP←SP+2
sreg	hr.	0 0 0 sreg 1 1 1		-	Actually one administration of the control of the c	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
PSW	A	10011101		1		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
æ		01100001		1		Pop registers from the stack
imm16,imm8	1	11001000		4		Prepare New Stack Frame
		11001001		1		Dispose of Stack Frame
near label		11101001		3		PC←PC+disp
short label	-	11101011		2		PC←PC+ext disp8
regptr16		11111111	11100 reg	2		PC←regptr16
memptr16		11111111	mod 1 0 0 mem	2 - 4		PC←(memptr16)
far-label	-	111101010		2		PS←seg PC←offset
emptr	r32	memptr32 1 1 1 1 1 1 1 1	mod 1 0 1 mem	2 - 4		PS←(memptr32+2) PC←(memptr32)



oinomenm			Choroto	900000							
			opcial	obciation code	no. of	no. of		operation	-	IIags	
Hemonia	mnemonic operand	7 (6543210	76543210	bytes	clocks		operation	AC CY \	۷ P	SZ
BV	short label	-	01110000		2		if $V = 1$	PC←PC+ext disp8			
BNV	ı.		0 0 0 1		2		if $V = 0$, , ,			
] [0			0 0 1 0		"		if $CY = 1$	"			
NC NL	ı.		0 0 1 1		2		if $CY = 0$	n.			
E	"	_	0 1 0 0		2		if $Z=1$				
BNE	ı.		0 1 0 1				if $Z=0$	II			
BNH			0 1 1 0				if $CY \lor Z = 1$				
ВН	"		0 1 1 1				if $CY \lor Z = 0$	ll l			
BN			1 0 0 0				if S=1	н			
BP	"		1001		2		$\mathbf{if} \ \mathbf{S} = 0$				
BPE			1010		"		if P=1	, I			
BPO	"		1011		u .		if P=0	н			
BLT	ıı.		1 1 0 0		=		if $S \forall V = 1$	n			
BGE	"	<u> </u>	1101		2		if $S \forall V = 0$	"			
BLE	2		1110		2		if $(S \forall V) \lor Z = 1$	н			
BGT	"	1 2	11111		u.		if $(S \forall V) \lor Z = 0$	n .			
DBNZNE	" "	-	11100000				$CW = CW - 1$ if $Z = 0$ and $CW \neq 0$	"			
DBNZE			0001		2		$CW = CW - 1$ if $Z = 1$ and $CW \neq 0$	"			
DBNZ	"		0 0 1 0		u u		$CW = CW - 1$ if $CW \neq 0$	"			
BCWZ			1 0011		*		if $CW = 0$	"			
BTCLR *	mem8 imm3	ļ	00001111	10011100	ro.		If special register bit = 1 Special register bit · 0	H.			

*Newly added instruction for the µPD70322/70320.



flage		AC CY V P S Z								R R R		R R R R			_	
	-	C								2		24				
	noneration	The second secon	$(SP-1,SP-2) \leftarrow PSW, (SP-3,SP-4) \leftarrow PS$ $(SP-5,SP-6) \leftarrow PC, SP \leftarrow SP-6$	IE←0,BRK←0 PS←(15,14),PC←(13,12)	$(SP-1,SP-2) \leftarrow PSW,(SP-3,SP-4) \leftarrow PS,$ $(SP-5,SP-6) \leftarrow PC,SP \leftarrow SP-6$	IE \leftarrow 0, BRK \leftarrow 0 PS \leftarrow (n×4+3,n×4+2), PC \leftarrow (n×4+1,n×4) n = imm8	When $V = 1$ (SP-1,SP-2) \leftarrow PSW,(SP-3,SP-4) \leftarrow PS,	$(SP-5,SP-6) \leftarrow PC,SP \leftarrow SP-6$	IE←0,BRK←0 ps: (16.18) pc. (17.16)	PC←(SP+1,SP),PS←(SP+3,SP+2),	PSW←(SP+5,SP+4),SP←SP+6	PC←Save PC,PSW←Save PSW	Indicates that interrupt service routine to the interrupt controller built in the CPU has been completed	When (mem32) >reg 16 $\overline{\text{or}}$ (mem32 + 2) < reg16 (SP-1,SP-2) \leftarrow PS, (SP-3,SP-4) \leftarrow PS,	$(SP - SSP - 6) \leftarrow PCSP \leftarrow SP - 6$	
	f no. of												A A A A A A A A A A A A A A A A A A A			
L	no. of		-		2		_			-	-	2	2	2 - 4		_
	opo ı	76543210			A CONTRACTOR OF THE PROPERTY O							0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 1	00001111 10010010	mod reg mem		
	operation code	76543210 76543210	11001100		11001101		11001110		-		11001111	00001111	00001111	regl6,mem32 0 1 1 0 0 0 1 0 mod reg mem		
		operand	8		imm8	(+ 3)								reg16,mem32		_
		tion mnemonic operand	BRK				BRKV				RETI	RETRBI*	FINT *	CHKIND	_	

*Newly added instruction for the µPD70322/70320.



Г	2	T	T	_	_	_							_
	S	-	-	-	100	-	-	-	-	-	-	-	-
,		\vdash	-	-	-	-	+	-	-	-	-	-	<u> </u>
flags	>	-	 		 	-	-		-	-	-	-	├-
-	25		-	-	-	-	 	-	-	-	-	-	-
	AC CY V P	-	 	 	 	 	-		-	+	 		-
oneration	Operation	CPU Halt	CPU Stop	Poll and wait n: No. of samplings of POLL pin	IE←0	IE←1	Bus Lock Prefix	No Operation	data bus ← (mem)	No Operation	data bus ← (mem)	No Operation	Segment override prefix
1	clocks												
no. of	bytes	-	2	-	-	-	-	2	2 - 4	2	2 - 4	-	-
operation code	76543210		10011110					11 1 4 4 4 2 2 2	mod Y Y Y mem	11 Y Y Y Z Z Z	mod Y Y Y mem		
operatic	76543210	11110100	00001111 10011110	10011011	11111010	111111111	11110000	11011XXX 11YYYZZZ	fp-op,mem 1 1 0 1 1 X X X mod Y Y Y mem	0110011X 11YYYZZZ	0110011X mod Y Y y mem	10010000	0 0 1 sreg 1 1 0
Operand								fp-op		do-dj	fp-op,mem		
	milemonic	HALT	STOP *2	POLL	DI	EI	BUSLOCK	FP01	*	FP02	*3	NOP	*
in- struc-	roup	CPU control instructions											

^{*1:} DS0.; DS1.; PS.; SS:
*2: Newly added instruction for the µPD70322/70320
*3: Does not execute on the µPD70322/70320, but generates an interrupt.



EXPLANATION OF INSTRUCTIONS



CONTENTS

Section	Page	Section	Page
Instruction Set Data Transfer Repeat Prefixes Primitive Block Transfer Bit Field Manipulation Input/Output Primitive Input/Output Addition/Subtraction BCD Arithmetic	14.6 14.16 14.18 14.23 14.27 14.30 14.31 14.44	Instruction Set (cont) Subroutine Control Stack Operation Branch Conditional Branch Break CPU Control Segment Override Prefix	14.144 14.148 14.156 14.159 14.170 14.174 14.180
Increment/Decrement Multiplication Division BCD Adjust Data Conversion Comparison	14.49 14.52 14.58 14.63 14.65 14.65	Appendix A μPD70320/70322 Instruction Index Tables	14.181
Complement Operation Logical Operation Bit Manipulation Shift Rotate	14.70 14.72 14.83 14.102 14.120	1 Operand Types 2 Instruction Words 3 Operation Description 4 Flag Operations 5 Memory Addressing 6 Selection of 8- and 16-Bit Registers 7 Selection of 8-Bit and Segment Registers	14.3 14.4 14.4 14.5 14.5 14.5



The following sections include instruction formats, descriptions, and examples for the $\mu\text{PD70320/70322}$ instruction set.

Table 1.	Operand Types
identifier	Description
reg	8- or 16-bit general-purpose register
reg8	8-bit general-purpose register
reg16	16-bit general-purpose register
mem	8- or 16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
dmem	16-bit direct memory address
imm	8- or 16-bit immediate data
imm3	3-bit immediate data
imm4	4-bit immediate data
imm8	8-bit immediate data
imm16	16-bit immediate data
acc	AW or AL accumulator
sreg	Segment register
src-table	Name of 256-byte translation table
src-block	Name of source block addressed by IX registe
dst-block	Name of destination block addressed by IY register
near-proc	Procedure within the current program segment
far-proc	Procedure located in another program segmen
near-label	Label in current program segment
short-label	Label within range of -128 or $+127$ bytes from end of instruction
far-label	Label in another program segment
regptr16	16-bit general-purpose register containing an offset within the current program segment
memptr16	16-bit memory address containing an offset within the current program segment
memptr32	32-bit memory address containing the offset and segment data of another program segmen
pop-value	Number of bytes of the stack to be discarded (0-64K, usually even addresses)
fp-op	Immediate value to identify instruction code of the external floating point processor chip
R	Register set (AW. BW. CW. DW. SP. BP. IX, IY)
DS1-spec	(1) DS₁(2) Segment of group name assumed to DS₁
Seg-spec	(1) Any name or segment register (2) Segment or group name assumed to segment register
[]	Optional, may be omitted





Table 2.	Instruction Words
Identifier	Description
W	Word/Byte specification bit (1 = word, 0 = byte)
reg	8/16-bit general register specification bit (000-111)
mod,mem	Memory addressing specification bits (mod = 00-10, mem = 000-111)
(disp-low)	Optional 16-bit displacement lower byte
(disp-high)	Optional 16-bit displacement higher byte
disp-low	16-bit displacement lower byte for PC relative addition
disp-high	16-bit displacement higher byte for PC relative addition
imm3	3-bit immediate data
imm4	4-bit immediate data
imm8	8-bit immediate data
imm16-low	16-bit immediate data lower byte
imm16-high	16-bit immediate data higher byte
addr-low	16-bit direct address lower byte
addr-high	16-bit direct address higher byte
sreg	Segment register specification bit
S	Sign-extension specification bit $(1 = \text{sign} \text{ extension})$
offset-low	Low byte of 16-bit offset data loaded to PC
offset-high	High byte of 16-bit offset data loaded to PC
seg-low	Low byte of 16-bit segment data loaded to PS
pop-value-low	Low byte of 16-bit data which specifies number of bytes of stack to be discarded
pop-value-high	High byte of 16-bit data which specifies number of bytes of stack to be discarded
disp8	8-bit displacement added to PC
X XXX YYY ZZZ	Operation codes for external floating point processor chip

Table 3 Operation Description						
Identifier	Description					
AW	Accumulator (16 bits)					
AH	Accumulator (high byte)					
AL	Accumulator (low byte)					
BW	BW register (16 bits)					
CW	CW register (16 bits)					
CL	CL register (low byte)					
DW	DW register (16 bits)					
SP	Stack pointer (16 bits)					
PC	Program counter (16 bits)					
PSW	Program status word (16 bits)					
IX	Index register (source) (16 bits)					
PS	Program segment register (16 bits)					
DS1	Data segment 1 register (16 bits)					
DS0	Data segment 0 register (16 bits)					
SS	Stack segment register (16 bits)					
AC	Auxiliary carry flag					
CY	Carry flag					
Р	Parity flag					
S	Sign flag					
Z	Zero flag					
DIR	Direction flag					
IE	Interrupt enable flag					
٧	Overflow flag					
BRK	Break flag					
()	Values in parentheses are memory contents					
disp	Displacement (8 or 16 bits)					
temp	Temporary register (8, 16, or 32 bits)					
seg	Immediate segment data (16 bits)					
offset	Immediate offset data (16 bits)					
-	Transfer direction					
+	Addition					
_	Subtraction					
X	Multiplication					
÷	Division					
%	Modulo					
AND	Logical and					
OR	Logical or					
XOR	Exclusive or					
ХХН	2-digit Hexadecimal data					
XXXXH	4-digit Hexadecimal data					



Table 4.	Flag Operations
Identifier	Description
(błank)	No change
0	Cleared to 0
1	Set to 1
X	Set or cleared according to the result
U	Undefined
R	Value saved earlier is restored

Table 5.	Memory Addressing
----------	-------------------

	med						
mem	00	01	10				
000	BW + IX	BW + IX + disp8	BW + IX + disp16				
001	BW + IY	BW + IY + disp8	BW + IY + disp16				
010	BP + IX	BP + IX + disp8	BP + IX + disp16				
011	BP + IY	BP + IY + disp8	BP + IY + disp16				
100	IX	IX + disp8	IX + disp16				
101	IY	IY + disp8	IY + disp16				
110	Direct Address	BP + disp8	BP + disp16				
111	BW	BW + disp8	BW + disp 16				

Table 6.	Selection of 8- and 16-Bit Registers			
reg	W =0	W=1		
000	AL	AW		
001	CL	CW		
010	DL	DW		
011	BL	BW		
100	AH	SP		
101	СН	ВР		
110	DH	IX		
111	ВН	· NIY		


Table 7.	Selection of Segment Registers						
	sreg						
	00	DS1					
	01	PS					
	10	SS	-				
	11	DS0					



DATA TRANSFER

MOV reg,reg

Move register to register



Transfers the contents of the 8- or 16-bit register specified by the second operand to the 8- or 16-bit register specified by the first operand.

Bytes: 2

Transfers: None


Flag operation: None

Example:

MOV BP,SP MOV AL.CH

MOV mem,reg

Move register to memory



(mem) ← reg

Transfers the contents of the 8- or 16-bit register specified by the second operand to the 8- or 16-bit memory location specified by the first operand.

Bytes: 2/3/4 Transfers: 1

Flag operation: None


Example:

MOV [BP][IX],AW
MOV BYTE_VAR,BL



MOV reg,mem

Memory to register



reg ← (mem)

Transfers the 8- or 16-bit memory contents specified by the second operand to the 8- or 16-bit register specified by the first operand.

Bytes: 2/3/4
Transfers: 1


Flag operation: None

Example:

MOV AW,[BW][IY]
MOV CL.BYTE_VAR

MOV mem,imm

Immediate data to memory



(mem) ← imm

Transfers the 8- or 16-bit immediate data specified by the second operand to the 8- or 16-bit memory location addressed by the first operand.

Bytes: 3/4/5/6

Transfers: 1

Flag operation: None

Example:

MOV BYTE PTR [BP][IX],0

MOV WORD PTR [BW],12 MOV [BP][IX],5 ;Note: ass

[BP][IX],5 ;Note: assembler assumes

WORD PTR as default.


MOV BYTE_VAR,123 MOV WORD_VAR,1000H

μPD70320/322



MOV reg,imm

Immediate data to register



Transfers the 8- or 16-bit immediate data specified by the second operand to the 8- or 16-bit register specified by the first operand.

Bytes: 2/3


Transfers: None

Flag operation: None

Example: MOV BP,8000H

MOV acc, dmem

Memory to accumulator



When W = 0 AL ← (dmem)

When W = 1 AH \leftarrow (dmem + 1), AL \leftarrow (dmem)

Transfers the memory contents addressed by the second operand to the accumulator (AL or AW) specified by the first operand.

Bytes: 3

Transfers: 1

Flag operation: None

Example:


MOV AW,WORD_VAR

MOV AL,BYTE_VAR



MOV dmem,acc

Accumulator to memory



When W = 0, (dmem) ← AL

When W = 1, $(dmem + 1) \leftarrow AH$, $(dmem) \leftarrow AL$

Transfers the contents of the accumulator (AL or AW) specified by the second operand to the 8- or 16-bit memory location addressed by the first operand.

Bytes: 3

Transfers: 1


Flag operation: None

Example:

MOV WORD_VAR,AW MOV BYTE_VAR,AL

MOV sreg,reg16

Register to segment register



sreg ← reg16 sreg: SS,DS₀,DS₁

Transfers the contents of the 16-bit register specified by the second operand to the segment register (except PS) specified by the first operand. External interrupts (NMI, INT) or a single-step break is not accepted between this instruction and the next.

Bytes: 2

Transfers: None

Flag operation: None


Example: MOV SS,AW

μPD70320/322



MOV sreg,mem16

Memory to segment register



sreg ← (mem16) sreg: SS,DS₀,DS₁

Transfers the 16-bit memory contents addressed by the second operand to the segment register (except PS) specified by the first operand. However, external interrupts (NMI, INT) or a single-step break is not accepted during the period between this instruction and the next.

Bytes: 2/3/4 Transfers: 1


Flag operation: None

Example:

MOV DS0,[BW][IX]
MOV SS,WORD_VAR

MOV reg16,sreg

Segment register to register



reg 16 ← sreg

Transfers the contents of the segment register specified by the second operand to the 16-bit register specified by the first operand.

Bytes: 2

Transfers: None


Flag operation: None

Example: MOV AW,DS1



MOV mem16,sreg

Segment register to memory



(mem16) ← sreg

Transfers the contents of the segment register specified by the second operand to the 16-bit memory location addressed by the first operand.

Bytes: 2/3/4 Transfers: 1


Flag operation: None

Example:

MOV [IX],PS

MOV DS0,reg16,mem32

32-bit memory to 16-bit register and DS0



reg 16 \leftarrow (mem32) DS₀ \leftarrow (mem32 + 2)

Transfers the lower 16 bits (offset word of a 32-bit pointer variable) addressed by the third operand to the 16-bit register specified by the second operand, and the higher 16 bits (segment word) to the DS₀ segment register.

Bytes: 2/3/4 Transfers: 2


Flag operation: None

Example: MOV DS0,BW,DWORD_VAR



MOV DS1,reg16,mem32

32-bit memory to 16-bit register and DS₁



reg16 ← (mem32) DS1 ← (mem32 + 2)

Transfers the lower 16 bits (offset word of a 32-bit pointer variable) addressed by the third operand to the 16-bit register specified by the second operand, and the higher 16 bits (segment word) to the DS₁ segment register.


Bytes: 2/3/4 Transfers: 2

Flag operation: None

Example: MOV DS1,IY,DWORD_VAR

MOV AH, PSW

PSW to AH



AH ← S,Z,X,AC,X,P,X,CY

Transfers flags S, Z, AC, P, and CY of PSW to the AH register. Bits 5, 3, and 1 are undefined.

Bytes: 1

Transfers: None


Flag operation: None

Example: MOV AH,PSW



MOV PSW,AH

AH to PSW



S,Z,X,AC,X,P,X,CY - AH

Transfers bits 7, 6, 4, 2, 0 of the AH register to flags S, Z, AC, P, and CY of PSW.

Bytes: 1


Transfers: None Flag operation:

٧	V S		AC	Р	CY
	Х	Х	Х	Х	X

Example: MOV PSW,AH

LDEA reg16, mem16

Load effective address to register



reg16 ← mem16

Loads the effective address (offset) generated by the second operand to the 16-bit general-purpose register specified by the first operand. Used to set starting address values to the registers that automatically specify the operand for TRANS or block instructions.


Bytes: 2/3/4
Transfers: None
Flag operation: None

Example: LDEA BW,TABLE[IX]



TRANS no operand TRANS src-table TRANSB no operand

Translate byte



Transfers to the AL register one byte specified by the BW and AL registers from the 256-byte conversion table. This time, the BW register specifies the starting (base) address of the table, while the AL register specifies the offset value within 256 bytes of the starting address.

Bytes: 1

Transfers: 1

Flag operation: None

Example:


TRANS TABLE

TRANS

TRANSB

XCH reg,reg

Exchange register with register



reg ↔ reg

Exchanges the contents of the 8- or 16-bit register specified by the first operand with the contents of the 8- or 16-bit register specified by the second operand.

Bytes: 2

Transfers: None

Flag operation: None


Example:

XCH CW,BW XCH AH,AL



XCH mem,reg XCH reg,mem

Exchange memory with register



(mem) ↔ reg

Exchanges the 8- or 16-bit memory contents addressed by the first operand with the contents of the 8- or 16-bit register specified by the second operand.

Bytes: 2/3/4 Transfers: 2


Flag operation: None

Example:

XCH WORD_VAR,CW XCH AL,TABLE[BW]

XCH AW,reg16 XCH reg16,AW

Exchange accumulator with register



AW ↔ reg16

Exchanges the contents of the accumulator (AW only) specified by the first operand with the contents of the 16-bit register specified by the second operand.

Bytes: 1

Transfers: None

Flag operation: None

Example:


XCH AW,DW XCH CW,AW



REPEAT PREFIXES

REPC (no operand)

Repeat while carry



While $CW \neq 0$, the block comparison instruction (CMPBK or CMPM) placed in the following byte is executed and CW is decremented (-1). If the result of the block comparison instruction is $CY \neq 1$, the instruction terminates. CW is checked against the condition immediately before the execution of the block comparison instruction. Therefore, if CW = 0 the first time the REPC instruction is executed, the program will proceed immediately to the instruction following the block comparison instruction and the block comparison instruction will not be executed at all. The contents of CY immediately before the first execution of the REPC instruction are "don't care."

Bytes: 1


Transfers: None

Flag operation: None

Example: REPC CMPBKW

REPNC (no operand)

Repeat while no carry



While $CW \neq 0$, the block comparison instruction (CMPBK or CMPM) placed in the following byte is executed and CW is decremented (-1). If the result of the comparison instruction is CY = 1, the instruction terminates. CW is checked against the condition immediately before the execution of the block comparison instruction. Therefore, if CW = 0 the first time the REPNC instruction is executed, the program will proceed immediately to the instruction following the block comparison instruction and the block comparison instruction will not be executed at all. The contents of CY immediately before the first execution of the REPNC instruction are "don't care."

Bytes: 1

Transfers: None

Flag operation: None

Example: REPNC CMPMB




REP/REPE/REPZ

Repeat/repeat while equal/repeat while zero

REPE/REPZ

(no operand) (no operand)



While $CW \neq 0$, the following instruction is executed and CW is decremented (-1).

REP is used with MOVBK, LDM, STM, OUTM, or INM instructions and performs repeat operations while $CW \neq 0$. The Z flag is disregarded.

REPZ or REPE is used with the CMPBK or CMPM instruction. A program will exit the loop if the comparison result by each block instruction is $Z \neq 1$ or when CW becomes 0.

CW is checked against the condition immediately before the execution of REP/REPE/REPZ instruction. Consequently, if CW=0 the first time the REP/REPE/REPZ instruction is executed, the program will move to the instruction following the block instruction and the block instruction will not be executed at all.

A zero flag check is performed against the result of the block instruction. The contents immediately before the first execution of the REPE/REPZ instruction are "don't care."

Bytes: 1

Transfers: None


Flag operation: None

Example:

REP MOVBKW REPZ CMPBKW REPE CMPMB

REPNE/REPNZ (no operand)

Repeat while not equal/repeat while not zero



While CW ≠ 0, the block comparison instruction (CMPBK, CMPM) is executed and CW is decremented (-1), If the result of the block comparison instruction is $Z \neq 0$ or CW becomes 0, the instruction terminates. CW is checked against the condition immediately before the execution of the block comparison instruction. Consequently, if CW = 0 the first time the REPNE/REPNZ instruction is executed, the program will proceed immediately to the instruction following the block comparison instruction, and the block comparison instruction will not be executed at all.

A zero flag check is performed to test the result of the block comparison instruction. The contents of Z immediately before the first execution of the REPNE/REPNZ instruction are "don't care."

Bytes: 1

Transfers: None

Flag operation: None

Example:

REPNE CMPMB

REPNZ CMPBKW




PRIMITIVE BLOCK TRANSFER

MOVBK/MOVBKB/MOVBKW (repeat) MOVBK [DS1-spec:]dst-block,[Seg-spec:] src-block

(repeat) MOVBKB (no operand) (repeat) MOVBKW (no operand)

Move block/move block byte/move block word



When W = 0, (IY) \leftarrow (IX)

DIR = 0: $IX \leftarrow IX + 1$, $IY \leftarrow IY + 1$

DIR = 1: $IX \leftarrow IX - 1$, $IY \leftarrow IY - 1$

When W = 1, $(IY + 1, IY) \leftarrow (IX + 1, IX)$ DIR = 0: $IX \leftarrow IX + 2$, $IY \leftarrow IY + 2$

DIR = 1: $IX \leftarrow IX - 2$, $IY \leftarrow IY - 2$

Transfers the block addressed by the IX register to the block addressed by the IY register by repeating the data word byte. In order to transfer the next byte/word, the IX or IY register is automatically incremented (+1 or +2) or decremented (-1 or -2) each time a byte/word is transferred. The direction of the block is determined by the direction flag (DIR).

Byte or word specification is made by the attribute of the operand when the MOVBK is used. If the MOVBKB or MOVBKW is used, the type is specified by the instruction.

The destination block must always be located within the segment specified by the DS₁ segment register. The default segment for the source block register is DS₀, and a segment override is permitted. The source block may be located in a segment specified by any of the segment registers.

Bytes: 1

Transfers:

Repeat: 2/rep

Single operation: 2 Flag operation: None

Examples:

MOV AW.SEG SRC_BLOCK

point to source MOV DS0.AW

segment and offset

MOV IX.OFFSET SRC_BLOCK MOV AW.SEG DST_BLOCK

point to destination

MOV DS1.AW MOV

IY.OFFSET DST_BLOCK MOV

CW.22

set count RFP MOVBKW

:move 22 words

2. MOV IX.SP

source will be stack

MOV DS1,IY,DST_DWPTR

fetch pointer to destination

MOV CW.5

set count

REP MOVBK DS1:DST_BLOCK,SS:[IX]

move from stack (override prefix)

to destination

DATA0 SEGMENT AT 0

SRC_BLOCK DW 22 DUP (?)

SRC_DWPTR DD SRC_BLOCK

DST_DWPTR DD DST_BLOCK

DATA0 ENDS

DATA1 SEGMENT AT 1000H

DST_BLOCK DW 22 DUP (?)


DATA1 FNDS



CMPBK/CMPBKB/CMPBKW (repeat) CMPBK [Seg-spec:]src-block,[DS1-spec:]dst-block

(repeat) CMPBKB (no operand) (repeat) CMPBKW (no operand)

Compare block/compare block byte/compare block word



When W=0: (IX) - (IY)

DIR=0: $IX \leftarrow IX+1, IY \leftarrow IY+1$ DIR=1: $IX \leftarrow IX-1, IY \leftarrow IY-1$ When W=1: (IX+1, IX) - (IY+1, IY)

DIR=0: $IX \leftarrow IX+2$, $IY \leftarrow IY+2$

DIR=1: $IX \leftarrow IX-2$, $IY \leftarrow IY-2$

Repeatedly compares the block addressed by the IY register with the block addressed by the IX register, byte by byte or word by word. The result of the comparison is shown by the flag. In order to process the next byte or word, IX and IY are automatically incremented (+1 or +2) or decremented (-1 or -2) each time one byte or word is processed. The direction of the block is determined by the direction flag (DIR).

The byte or word specification is made by the attribute of the operand when CMPBK is used. If CMPBKB or CMPBKW is used, it is specified directly to be the byte or word type.

The destination block must always be located within the segment specified by the DS_1 register. The default segment register for the source block is DS_0 and a segment override prefix is permitted.

Bytes: 1

Transfers:

Repeat: 1/rep Single operation: 2

Flag operation

V	S	Z	AC	Р	CY
X	X	X	X	Х	X

Example:

LESS:

MOV DS0,IX,SRC_DWPTR

;point to areas to compare

MOV DS1,IY,DST_DWPTR

MOV CW.16

set count;

REPNC CMPBKB

compare 16 pairs of bytes GREATER

BCWZ GREATER ;if CW = 0, then $SRC \ge DST$

14.19



CMPM/CMPMB/CMPMW

(repeat) CMPM [DS1-spec:]dst-block (repeat) CMPMB (no operand) (repeat) CMPMW (no operand)

Compare multiple/compare multiple byte/compare multiple word

7							0
1	0	1	0	1	1	1	W

When W=0:

 $=0: \qquad (AL) - (IY)$

DIR=0:

 $IY \leftarrow IY+1$, $DIR=1: IY \leftarrow IY-1$

When W=1:

AW - (IY+1, IY)

DIR=0:

 $IY \leftarrow IY+2$

DIR=1:

IY ← IY-2

Repeatedly compares the block addressed by the IY with the accumulator (AL or AW). To process the next byte or word, the IY is automatically incremented (+1 or +2) or decremented (-1 or -2) each time one byte or word is processed. The direction of the block is determined by the direction flag (DIR). Byte or word specification is made by the attribute of the operand when CMPM is used. If CMPMB or CMPMW is used, it is specified directly by the instruction.

The destination block must always be located within the segment specified by the DS₁ segment register.

Bytes: 1

Transfers:

Repeat: 1/rep

Single operation: 1

Flag operation

V	S	Z	AC	Р	CY
Х	X	Х	Х	Х	Х

Example:

MOV DS1,IY,DST_DWPTR

point to destination block

MOV AL,'A'

MOV CW,20


;search for first 'A'

REPNZ CMPMB



LDM/LDMB/LDMW (repeat) LDM [Seg-spec:]src-block (repeat) LDMB (no operand) (repeat) LDMW (no operand)

Load multiple/load multiple byte/load multiple word



When W=0: $AL \leftarrow (IX)$ $DIR=0: IX \leftarrow IX+1$ $DIR=1: IX \leftarrow IX-1$ When W=1: $AW \leftarrow (IX+1, IX)$ $DIR=0: IX \leftarrow IX+2$ $DIR=1: IX \leftarrow IX-2$

Transfers the block addressed by the IX register to the accumulator (AL or AW). To process the next byte or word the IX register is automatically incremented (+1 or +2) or decremented (-1 or -2) each time one byte or word is processed. The direction of the block is determined by the direction flag (DIR). Byte or word specification is made by the attribute of the operand when LDM is used. If LDMB or LDMW is used, it is specified directly to be the byte or word type. The instruction may have a repeat prefix, but is usually used without one.

The default segment register for the source block is DS₀, and therefore segment override is possible. The source block may be located within the segment specified by any (optional) segment register.

Bytes: 1

Flag operation: None

Example:

;Add a constant to a string

MOV DS1,IY,DST_DWPTR

;point DS1:IY to string

MOV IX,IY

;point DS1:IX to same area

MOV CW,10

;length of string

HERE: LDM BYTE PTR DS1:[IX]

;fetch byte (from DS1, with segment override prefix),

increment IX

ADD AL,20H

DBNZ

add constant

STMB ;replace modified value at

DS1:IY,

increment IY;


HERE

;loop until CW = 0



STM/STMB/STMW (repeat) STM [DS1-spec:]dst-block (repeat) STMB (no operand) (repeat) STMW (no operand)

Store multiple/store multiple byte/store multiple word



When W=0: (IY) ← AL

DIR=0: $IY \leftarrow IY+1$ DIR=1: $IY \leftarrow IY-1$ When W=1: $(IY+1, IY) \leftarrow AW$

> DIR=0: $IY \leftarrow IY+2$ DIR=1: $IY \leftarrow IY-2$

Transfers the contents of AL or AW to the block addressed by IY.

To process the next byte or word, IY is automatically incremented (+1 or +2) or decremented (-1 or -2) each time one byte or word is processed. The direction of the block is determined by the direction flag (DIR).

Byte or word specification is made by the attribute of the operand when STM is used. If STMB or STMW is used, it is specified directly to be the byte or word type.

The destination block must always be located within the segment specified by the ${\sf DS}_1$ segment register.

Bytes: 1

Transfers:

Repeat: 1/rep

Single operation:

Flag operation: None

Example:

;Fill memory area with a constant

DS1,IY,DST_DWPTR point to block

XOR AWAW

zero the accumulator

MOV CW,10

;count = 10

REP STMW


:fill 10 words with zero



BIT FIELD MANIPULATION INSTRUCTIONS

INS reg 8,reg 8

Insert bit field (register)



16-bit field ← AW

Transfers the lower data bits of the 16-bit AW register (bit length is specified by the 8-bit register of the second operand) to the memory location determined by the byte offset (addressed by the DS₁ segment register and the IY index register) and bit offset (specified by the 8-bit register of the first operand).

After the transfer, the IY register and the 8-bit register specified by the first operand are automatically updated to point to the next bit field.

Only the lower 4 bits (0-15) will be valid for the 8-bit register of the first operand that specifies the bit offset (maximum length; 15 bits). Also, only the lower 4 bits

(0-15) will be valid for the 8-bit register of the second operand that specifies the bit length (maximum length: 16 bits). 0 specifies a 1-bit length, and 15 specifies a 16-bit length.

Bit field data may overlap the byte boundary of memory.

Note: For correct operation the upper four bits of the 8-bit registers used as first and second operands must be set to 0.

Bytes: 3


Transfers: 2 or 4

Flag operation:

٧	S	Z	AC	Р	CY
U	U	U	U	U	U

Example: INS DL,CL (See below for detailed


example)





INS reg8,imm4

Insert bit field (immediate data)



16-bit field ← AW

Transfers the lower data bits of the 16-bit AW register (bit length specified by the 4-bit immediate data of the second operand) to the memory location determined by the byte offset (addressed by the DS₁ segment register and the IY register) and bit offset (specified by the 8-bit register of the first operand). After the transfer, the IY register and the 8-bit register specified by the first operand are updated to point to the next bit field.

Only the lower 4 bits (0-15) for the 8-bit register of the first operand (15 bits maximum length) are valid. The immediate data value of the second operand (16 bits maximum length) is valid only from 0-15.

0 specifies a 1-bit length, and 15 specifies a 16-bit length. The bit field data may overlap the byte boundary of memory.

Note: For correct operation, set the upper four bits of the 8-bit register used as the first operand to 0.

Bytes: 4

Transfers: 2 or 4 Flag operation:

CL = 5. IY = base + 2

٧	S	Z	AC	Р	CY
U	U	υ	U	U	U


Exa	mple:	
	MOV	DS1,IY,DST_DWPTR
		;Point to destination
	MOV	CL,3
		;Start at bit 3
	MOV	DL,4
		;Insert 5 bits
(A)	MOV	AW,5555H
		;Pattern to insert (A)
(B)	INS	CL,DL
		;Insert 5 bits at bit 3 (B)
(C)	INS	CL,12
		;Insert 13 bits at bit 8 (C)

at (A) memory =					
MSB	LSB	MSB			LSB
XXXX XXXX XXXX	XXXX	XXXX	XXXX	XXXX	XXXX
CL = 3, $IY = base$					
at (B) memory =		1			
at (B) memory = XXXX XXXX	XXXX	XXXX	XXXX	1010	1XXX
CL = 8, $IY = base$				-	
at (C) memory =		ı			
at (C) memory = XXXX XXXX XXX1	0101	0101	0101	1010	1XXX



EXT reg 8,reg 8

Extract bit field (register)



AW ← 16-bit field

Loads the bit field data (bit length specified by the 8-bit register of the second operand) into the AW register. The segment base of the memory location of the bit field is specified by the DS $_0$ register, the byte offset by the IX index register, and the bit offset by the 8-bit register of the first operand. At the same time zeros are loaded to the remaining upper bits of the AW register.

After the transfer, the IX register and the 8-bit register specified by the first operand are updated to point to the next bit field. Only the lower 4 bits (0-15) of the 8-bit register of the first operand (maximum length: 15 bits) are

valid. Only the lower 4 bits of the 8-bit register of the second operand (maximum length: 16 bits) are valid.

0 specifies a 1-bit length, and 15 specifies a 16-bit length. Bit field data may overlap the byte boundary of memory.

Note: For correct operation, the upper 4 bits of the 8-bit registers used as first and second operands must be set to 0.

Bytes: 3

Transfers: 1 or 2


Flag operation:

٧	S	Z	AC	Р	CY
U	U	U	U	U	U

Example: EXT

CL,DL (See below for detailed


example)





EXT reg8,imm4

Extract bit field (immediate data)



AW ← 16-bit field

Loads bit field data from the memory location specified by the byte offset to the AW register (addressed by the DS $_0$ segment register and the IX index register) and the bit offset (specified by the 8-bit register of the first operand).

The bit length is specified by the 4-bit immediate data of the second operand.

After the transfer, the IX register and the 8-bit register specified by the first operand are updated to point to the next bit field. Only the lower 4 bits (0-15) of the 8-bit register of the first operand (maximum length: 15 bits) will be valid. The immediate data value of the second operand (maximum length: 16 bits) will be valid only from 0-15.

Zero specifies a 1-bit length, and 15 specifies a 16-bit length. Bit field data may overlap the byte boundary of memory.

Note: For correct operation, set the upper 4 bits of the 8-bit register used as the first operand to 0.

Bytes: 4

Transfers: 1 or 2 Flag operation:

Example:

MOV


٧	S	Z	AC	Р	CY
U	U	U	U	U	U

		,i onit to area to extraot
	MOV	[IX],5555H
		;Fill in sample patterns
	MOV	[IX+2],3333H
	MOV	CL,3
		;Start at bit 3
(A)	MOV	DL,4
		;(A)
(B)	EXT	CL,DL
		Extract 5 bits starting at 3 (B)
(C)	EXT	CL,12
		Extract 13 bits starting at 8 (C)
а	t (A) men	nory =
001	1 0011	USB MSB LSB 0011 0011 0101 0101
CL:	= 3, IX =	base, AW = unknown
•	t (B)	
		base, AW = (0000 0000 000)01010
OL.	- 0, IX -	base, A** - (0000 0000 000)01010
а	t (C)	

CL = 5, IX = base + 2, AW = (000)1 0011 0101 0101

DS0.IX.SRC_DWPTR

:Point to area to extract






INPUT/OUTPUT

IN acc,imm8

Input specified I/O device



When W=0 AL ← (imm8)

When W=1 AH ← (imm8+1), AL ← (imm8)

Inputs the contents of the I/O device specified by the second operand to the accumulator (AL or AH) specified by the first operand.

Bytes: 2


Transfers: 1

Flag operation: None

Example: IN AL,20H IN AW,48H

IN acc.DW

Input to device indirectly specified by DW



When W=0: AL ← (DW)

When W=1: AH ← (DW+1),AL ← (DW)

Inputs the contents of the I/O device specified by the DW register to the accumulator (AL or AW) specified by the first operand.

Bytes: 1

Transfers: 1


Flag Operation: None Example: IN AL,DW

μPD70320/322



OUT imm8,acc

Output to directly specified I/O device



When W=0: (imm8) ← AL

When W=1: (imm8+1) ← AH, (imm8) ← AL

Outputs the contents of the accumulator (AL or AH) specified by the second operand to the I/O device specified by the first operand.

Bytes: 2


Transfers: 1

Flag operation: None

Example: OUT 30H,AW

OUT DW.acc

Output to indirectly specified (by DW) I/O device



When W=0: (DW) ← AL

When W=1: (DW+1) ← AH, (DW) ← AL

Outputs the contents of the accumulator (AL or AW) specified by the second operand to the I/O device specified by the first operand.

Bytes: 1

Transfers: 1


Flag operation: None

Example: OUT DW,AW



OUT DW,acc

Output to indirectly specified (by DW) I/O device



When W=0: (DW) ← AL

When W=1: $(DW+1) \leftarrow AH$, $(DW) \leftarrow AL$

Outputs the contents of the accumulator (AL or AW) specified by the second operand to the I/O device specified by the first operand.

Bytes: 1

Transfers: 1

Flag operation: None


Example: OUT DW,AW



PRIMITIVE INPUT/OUTPUT

(repeat) INM [DS1-spec:]dst-block,DW

Input multiple



When W=0: (IY) ← (DW) Dir=0: IY ← IY+1

Dir=1: $IY \leftarrow IY-1$ When W=1: $(IY+1, IY) \leftarrow (DW+1, DW)$

> Dir=0: IY ← IY+2 Dir=1: IY ← IY-2

Transfers the contents of the I/O device addressed by the DW register to the memory location addressed by the IY index register.

When this instruction is paired with a repeat prefix (REP), the REP prefix controls the number of times the transfer will be repeated. When transfers are repeated, the contents (address of the I/O device) of the DW register are fixed. However, to transfer the next byte or word, the IX ndex register is automatically incremented (+1 or +2) or decremented (-1 or -2) each time one byte or word is transferred. The direction of the block is determined by the direction flag (DIR).

Byte or word specification is performed according to the attribute of the operand. The destination block must always be located within the segment specified by the DS_1 segment register, and a segment override prefix is prohibited.

Bytes: 1

Transfers:

Repeat: 2/rep Single operation: 2

Flag operation: None

Example:

MOV CW,30


MOV IY,OFFSET BYTE_VAR REP INM BYTE_VAR,DW

;Input 30 bytes



OUTM DW,[seg-spec:]src-block

Output multiple



When W=0: $(DW) \leftarrow (IX)$ DIR=0: $IX \leftarrow IX+1$ DIR=1: $IX \leftarrow IX-1$

When W=1: $(DW+1, DW) \leftarrow (IX+1,IX)$

DIR=0: $IX \leftarrow IX+2$ DIR=1: $IX \leftarrow IX-2$

Transfers the memory contents addressed by the IX index register to the I/O device addressed by the DW register. When this instruction is paired with a repeat prefix (REP), REP controls the number of times the transfer will be repeated. When transfers are repeated, the contents (address of the I/O device) of the DW register are fixed. However, to transfer the next byte or word, the IX index register is automatically incremented (+1 or +2) or decremented (-1 or -2) each time one byte or word is transferred. The direction or the block is determined by the direction flag (DIR).

Byte or word specification is performed according to the attribute of the operand. The default segment register for the source block is DS_0 , and segment override is possible. The source block may be located within the segment specified by any (optional) segment register.

Bytes: 1

Transfers:
Repeat: 2/rep
Single operation: 2

Flag operation: None


Example:

REP OUTM DW,BYTE PTR DS1:[IX]

ADDITION/SUBTRACTION

ADD reg,reg

Add register with register to register



reg ← reg + reg

Adds the contents of the 8- or 16-bit register specified by the second operand to the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 2

Transfers: None Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: ADD AW,BW



ADD mem,reg

Add memory with register to memory



$$(mem) \leftarrow (mem) + reg$$

Adds the contents of the 8- or 16-bit register specified by the second operand to the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.

Bytes: 2/3/4
Transfers: 2
Flag operation:


V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	X

Example:

ADD WORD_VAR,AW ADD [IX],CW

ADD reg,mem

Add register with memory to register



Adds the 8- or 16-bit memory contents addressed by the second operand to the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 2/3/4
Transfers: 1
Flag operation:

٧	S	Z	AC	Р	CY
Х	Χ	Х	Х	Х	Х


Example:

ADD AW,WORD_VAR ADD BW,[BP][IX]



ADD reg,imm

Add register with immediate data to register



reg ← reg + imm

Adds the 8- or 16-bit immediate data specified by the second operand to the contents of the 8- or 16-bit register specified by the first operand, and stores the result in the register specified by the first operand.


Bytes: 2/3/4
Transfers: None
Flag operation:

٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: ADD DL,10

ADD mem.imm

Add memory with immediate data to memory



 $(mem) \leftarrow (mem) + imm$

Adds the 8- or 16-bit immediate data specified by the second operand to the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6 Transfers: 2 Flag operation:

V	S	Z	AC	Р	CY
Χ	Χ	Х	Х	Х	Х

Example:

ADD BYTE_VAR[BP],100


ADD WORD_VAR[BW][IX],1234H

μPD70320/322



ADD acc,imm

Add accumulator with immediate data to accumulator



When W=0: AL ← AL imm When W=1: AW ← AW imm

Adds the 8- or 16-bit immediate data specified by the second operand to the contents of the accumulator (AL or AW) specified by the first operand. Stores the result in the accumulator specified by the first operand.

Bytes: 2/3
Transfers: None
Flag operation:


V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example:

ADD AL,3 ADD AW,2000H

ADDC reg,reg

Add with carry, register with register to register



Adds the contents of the 8- or 16-bit register specified by the second operand and the contents of the carry flag to the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 2

Transfers: None

Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: ADDC BW,DW



ADDC mem,reg

Add with carry, memory with register to memory



$$(mem) \leftarrow (mem) + reg + CY$$

Adds the contents of the 8- or 16-bit register specified by the second operand and the contents of the carry flag to the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.


Bytes: 2/3/4
Transfers: 2
Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: ADDC WORD_VAR,CW

ADDC reg,mem

Add with carry, register with memory to register



Adds the 8- or 16-bit memory contents addressed by the second operand and the contents of the carry flag to the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Byte: 2/3/4
Transfers: 1
Flag operation:

V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	Х


Examples:

ADDC AW,WORD_VAR ADDC BW,[BP][IX]



ADDC reg,imm

Add with carry, register with immediate data to register



Adds the 8- or 16-bit immediate data specified by the second operand and the contents of the carry flag to the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 3/4
Transfers: None
Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	Х	X	Х

Example:

ADDC CW,404H ADDC DL,3

ADDC mem,imm

Add with carry, memory with immediate data to memory



$$(mem) \leftarrow (mem) + imm + CY$$

Adds the 8- or 16-bit immediate data specified by the second operand and the contents of the carry flag to the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6
Transfers: 2
Flag operation:


V	S	Z	AC	Р	CY
Х	Х	Х	Χ	Х	Χ

Example: ADDC WORD_VAR,2000H



ADDC acc,imm

Add with carry, accumulator with immediate data to accumulator



When W=0: $AL \leftarrow AL + imm8 + CY$ When W=1: $AW \leftarrow AW + imm16 + CY$

Adds the 8- or 16-bit immediate data specified by the second operand and the contents of the carry flag to the accumulator (AL or AW) specified by the first operand. Stores the result in the accumulator specified by the first operand.

Bytes: 2/3

Transfers: None Flag operation:

V	S	Z	AC	P	CY
Х	Х	Х	Х	Х	Х

Example: ADDC AL,7

SUB reg,reg

Subtract register from register to register

7							0
0	0	1	0	1	0	1	W
1	1.		reg			reg	

reg ← reg - reg

Subtracts the contents of the 8- or 16-bit register specified by the second operand from the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 2 Transfers: None

Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	Х	X	Х

Example: SUB BW,CW



SUB mem,reg

Subtract register from memory to memory



$$(mem) \leftarrow (mem) - reg$$

Subtracts the contents of the 8- or 16-bit register specified by the second operand from the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.

Bytes: 2/3/4
Transfers: 2
Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example:


SUB

WORD; VAR, BW

SUB [IX],AL

SUB reg,mem

Subtract memory from register to register



Subtracts the 8- or 16-bit memory contents addressed by the second operand from the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 2/3/4 Transfers: 1 Flag operation:


V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	Х

Example: SUB CW,WORD_VAR



SUB reg,imm

Subtract immediate from register to register



Subtracts the 8- or 16-bit immediate data specified by the second operand from the contents of the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.


Bytes: 3/4
Transfers: None
Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	X

Example: SUB IX,4

SUB mem.imm

Subtract immediate data from memory to memory



$$(mem) \leftarrow (mem) - imm$$

Subtracts the 8- or 16-bit immediate data specified by the second operand from the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6 Transfers: 2 Flag operation:


٧	S	Z	AC	Р	CY
Х	Χ	Х	Х	Х	Х

Example: SUB WORD_VAR,10



SUB acc,imm

Subtract immediate data from accumulator to accumulator



When W=0: AL ← AL − imm8
When W=1: AW ← AW − imm16

Subtracts the 8- or 16-bit immediate data specified by the second operand from the accumulator (AL or AW) specified by the first operand. Stores the result in the accumulator specified by the first operand.

Bytes: 2/3


Transfers: None Flag operation:

V	S	Z	AC	Р	CY
Х	Х	X	Х	Х	Х

Example: SUB AL,8

SUBC reg,reg

Subtract with carry, register from register to register



Subtracts the contents of the 8- or 16-bit register specified by the second operand and the contents of the carry flag from the 8- or 16-bit register specified by the first operand.

Bytes: 2

Transfers: None

Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: SUBC BW,DW



SUBC mem,reg

Subtract with carry, register from memory to memory



$$(mem) \leftarrow (mem) - reg - CY$$

Subtracts the contents of the 8- or 16-bit register specified by the second operand and the contents of the carry flag from the 8- or 16-bit memory contents specified by the first operand. Stores the result in the memory location addressed by the first operand.


Bytes: 2/3/4
Transfers: 2
Flag operation:

-	٧	S	Z	AC	Р	CY	
-	Х	Х	Х	Х	X	Х	

Example: SUBC BYTE_VAR,AL

SUBC reg,mem

Subtract with carry, memory from register to register



Subtracts the contents of the 8- or 16-bit memory addressed by the second operand and the contents of the carry flag from the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.

Bytes: 2/3/4
Transfers: 1
Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: SUBC AW, WORD_VAR



SUBC reg,imm

Subtract with carry, immediate data from register to register



Subtracts the contents of the 8- or 16-bit immediate data specified by the second operand and the contents of the carry flag from the 8- or 16-bit register specified by the first operand. Stores the result in the register specified by the first operand.


Bytes: 3/4
Transfers: None
Flag operation:

٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	X

Example: SUBC DL,10

SUBC mem,imm

Subtract with carry, immediate data from memory to memory



$$(mem) \leftarrow (mem) - imm - CY$$

Subtracts the contents of the 8- or 16-bit immediate data specified by the second operand and the contents of the carry flag from the 8- or 16-bit memory contents addressed by the first operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6 Transfers: 2 Flag operation:


V	S	Z	AC	Р	CY
Х	Х	Х	X	Х	Х

Example: SUBC WORD_VAR,25



SUBC acc.imm

Subtract with carry, immediate data from accumulator to accumulator



When W=0: $AL \leftarrow AL - imm8 - CY$ When W=1: $AW \leftarrow AW - imm16 - CY$

Subtracts the 8- or 16-bit immediate data specified by the second operand and the contents of the carry flag from the accumulator (AL or AW) specified by the first operand. Stores the result in the accumulator specified by the first operand.

Bytes: 2/3
Transfers: None
Flag operation:

V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	Х


Example: SUBC AL,8



BCD ARITHMETIC

ADD4S [DS1-spec:]dst-string,[seg-spec:]src-string ADD4S (no operand)

Add nibble string



BCD string (IY,CL) \leftarrow BCD string (IY,CL) + BCD string (IX,CL)

Adds the packed BCD string addressed by the IX index register to the packed BCD string addressed by the IY index register. Stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register and can vary from 1 to 254 digits.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly. In this case, (CL = odd), the zero flag will not be set unless the upper 4 bits of the highest

Byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

The destination string must always be located within the segment specified by the DS₁ segment register. Segment override is prohibited.

The default segment register for the source string is DS_0 and segment override is possible. The source string may be located within the segment specified by any (optional) segment register.


The format for the packed BCD string follows.

Bytes: 2

Transfers: 3n
Flag operation:

V	S	Z	AC	Р	CY
U	U	Х	U	U	Х

Example: See example for CMP4S





SUB4S [DS1-spec:]dst-string,[seg-spec:]src-string SUB4S (no operand)

Subtract nibble string

7							0
0	0	0	0	1	1	1	1
0	0	1	0	0	1	0	T .

BCD string (IY,CL) \leftarrow BCD string (IY,CL) - BCD string (IX,CL)

Subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the IY index register. Stores the result in the string addressed by the IY register.

The length of the string (number of BCD digits) is specified by the CL register and can vary from 1 to 254 digits.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly. In this case, (CL = odd), the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there

is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

The destination string must always be located within the segment specified by the DS₁ segment register. Segment override is prohibited.


The default segment register for the source string is DS_0 , and segment override is possible. The source string may be located within the segment specified by any (optional) segment register.

The format for the packed BCD string is shown as follows.

Bytes: 2 Transfers: 3n Flag operation:

V	S	Z	AC	Р	CY
U	U	Х	U	U	X

Example: See example for CMP4S






CMP4S

[DS1-spec:]dst-string,[seg-spec:]src-string CMP4S (no operand)

Compare nibble string



BCD string (IY,CL) - BCD string (IX,CL)

Subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the IY index register. The result is not stored and only the flags are affected. The length of the string (number of BCD digits) is specified by the CL register and can vary from 1 to 254 digits.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly. In this case, (CL = odd), the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

The default segment register for the source string is DS_0 and segment override is possible.

The source string may be located within the segment specified by any (optional) segment register. The format for the packed BCD string is shown below.

Bytes: 2 Transfers: 2 Flag operation:

٧	S	Z	AC	Р	CY
U	U	Х	U	U	Х


Example:

ı	PD70116 B0	CD string o	peration
	MOV	AW,PS	;Set both data
			;segments to
	MOV	DS0,AW	;same as program
	MOV	DS1,AW	;segment
	MOV	IX,OFFSE	T STR0
			;Point to BCD strings
	MOV	IY,OFFSE	T STR1
	MOV	CL,8	;Eight digits
			;in strings (A)
	CMP4S		;Compare (B)
	ADD4S		;Add string0
			;to string1 (C)
	CMP4S		;Compare again (D)
	SUB4S		;Subtract string0
			;from string1 (E)
	SUB4S		;again (result is
			zero) (F)
	SUB4S		;and again
			(underflow) (G)
	HALT		
	<u> </u>		
	STRO DW	/ 4321H,07	
	222 2	;BCD# 0	
	STR1 DW	/ 4321H,07	
		;BCD# 0	7654321
	;		
		R0 = 76543	
			321, Z = ?, CY = ?
		R0 = 76543	
			321, $Z = 1$, $CY = 0$
		R0 = 76543	
			3642, Z = 0, CY = 0
		R0 = 76543	
			3642, Z = 0, CY = 0
		R0 = 76543	
			321, $Z = 0$, $CY = 0$
	, at (r), SII	R0 = 76543	DZ 1,

STR1 = 000000000, Z = 1, CY = 0

STR1 = 92345679, Z = 0, CY = 1


; at (G), STR0 = 7654321,






ROL4 reg8

Rotate left nibble, 8-bit register





Treats the byte data of the 8-bit register specified by the operand as a two-digit BCD and uses the lower 4 bits of the AL register (ALL) to rotate that data one digit to the left.

Due to the result of this instruction, the contents of the upper 4 bits of the AL register are not assured.

Bytes: 3

Transfers: None

Flag operation: None


Example:


MOV BL,95H MOV AL,03H

ROL4 BL :BL = 53H, AL = X9H

ROL4 mem8

Rotate left nibble, 8-bit memory





Treats the byte data of the 8-bit memory location addressed by the operand as a two-digit BCD and uses the lower 4 bits of the AL register (AL_L) to rotate that data one digit to the left.

Due to the result of this instruction, the contents of the upper 4 bits of the AL register are not assured.

Bytes: 3/4/5 Transfers: 2

Flag operation: None

Example:

MOV BYTE PTR [IX],12H

MOV AL,03H


ROL4 [IX] ;[IX] = 23H, AL = X1H


μPD70320/322



ROR4 reg8

Rotate right nibble, 8-bit register





Treats the byte data of the 8-bit register specified by the operand as two-digit BCD and uses the lower 4 bits of the AL register (AL_L) to rotate the data one digit to the right.

Due to the result of this instruction, the contents of the upper 4 bits of the AL register are not assured.

Bytes: 3

Transfers: None

Flag operation: None


Example:


MOV CL,95H MOV AL.03H

ROR4 CL ;CL = 39H, AL = X5H

ROR4 mem8

Rotate right nibble, 8-bit memory





Treats the byte data of the 8-bit memory location addressed by the operand as a two-digit BCD and uses the lower 4 bits of the AL register ($AL_{\rm L}$) to rotate that data one digit to the right. Due to the result of this instruction, the contents of the upper 4 bits of the AL register are not assured.

Bytes: 3/4/5

Transfers: 2

Flag operation: None

Example:

MOV BYTE PTR [IX],12H

MOV AL.03H


ROR4 [IX] ;[IX] = 31H, AL = X2H



INCREMENT/DECREMENT

INC reg8

Increment 8-bit register



Increments by 1 the contents of the 8-bit register specified by the operand.

Bytes: 2


Transfers: None Flag operation:

V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	

Example: INC BL

INC mem

Increment memory



(mem) ← (mem) + 1

Increments by 1 the contents of the 8- or 16-bit memory location specified by the operand.

Bytes: 2/3/4 Transfers: 2 Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	


Example:

INC WORD_VAR INC BYTE PTR [BW]



INC reg16

Increment 16-bit register



Increments by 1 the contents of the 16-bit register specified by the operand.

Bytes :1

Transfers: None

Flag operation:


V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	

Example:

INC BW

DEC reg8

Decrement 8-bit register



Decrements by 1 the contents of the 8-bit register specified by the operand.

Bytes: 2

Transfers: None

Flag operation:


٧	S	Z	AC	Р	CY
Х	Х	Х	X	X	

Example: DEC DH



DEC mem

Decrement memory



 $(mem) \leftarrow (mem) - 1$

Decrements by 1 the 8- or 16-bit memory contents addressed by the operand.

Bytes: 2/3/4 Transfers: 2 Flag operation:

V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	

Example:

DEC

BYTE_VAR

DEC

WORD_VAR[BW][IX]

DEC reg16

Decrement 16-bit register

7					6 -		0
0	.1	0	0	1		reg	

reg16 ← reg16 - 1

Decrements by 1 the contents of the 16-bit register specified by the operand.

Bytes: 1

Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
X	Х	Х	Х	Х	


Example: DEC BP



MULTIPLICATION

MULU reg8

Multiply unsigned, 8-bit register



AW
$$\leftarrow$$
 AL \times reg8
When AH=0: CY \leftarrow 0, V \leftarrow 0
When AH \neq 0: CY \leftarrow 1, V \leftarrow 1

Performs unsigned multiplication of the contents of the AL register and the contents of the 8-bit register specified by the operand. Stores the word result in the AL and AH registers. When the upper half (AH) of the result is not 0, the carry and overflow flags are set.

Bytes: 2

Transfers: None Flag operation:

V	S	Z	AC	Р	CY
X	U	U	U	U	Х

Example:

MOV

AL,13 ;AW = XX0DH


MOV

CL,5

MULU CL ; AW = 0041H = 65, C = V = 0

MULU mem8

Multiply unsigned, 8-bit memory



AW ← AL × (mem8)

When AH=0: CY \leftarrow 0, V \leftarrow 0

When AH \neq 0: CY \leftarrow 1, V \leftarrow 1

Performs unsigned multiplication of the contents of the AL register and the 8-bit memory location addressed by the operand. Stores the word result in the AL and AH registers. When the upper half (AH) of the result is not 0, the carry and overflow flags are set.

Bytes: 2/3/4 Transfers: 1 Flag operation:

V S Z AC P CY X U U U U X

Example:

MOV AL.35

:AW = XX23H

MOV BYTE_VAR,20

MULU BYTE_VAR

;AW = 02BCH = 700, C = V = 1


•

MULU BYTE PTR [IX]



MULU reg16

Multiply unsigned, 16-bit register



DW, AW
$$\leftarrow$$
 AW \times reg16
When DW=0: CY \leftarrow 0, V \leftarrow 0
When DW \neq 0: CY \leftarrow 1, V \leftarrow 1

Performs unsigned multiplication of the contents of the AW register and the contents of the 16-bit register specified by the operand. Stores the double-word result in the AW and DW registers. When the upper half (DW) of the result is not 0, the carry and overflow flags are set.

Bytes: 2

Transfers: None Flag operation:

V	S	Z	AC	Р	CY
Х	U	U	U	U	Х


Example:

MOV AW,1234H MOV CW,3 MULU CW

;DW = 0000H, AW = 369CH, :C = V = 0

MULU mem16

Multiply unsigned, 16-bit memory



DW, AW \leftarrow AW \times (mem16) When DW=0: CY \leftarrow 0, V \leftarrow 0 When DW \neq 0: CY \leftarrow 1, V \leftarrow 1

Performs unsigned multiplication of the contents of the AW register and the 16-bit memory contents addressed by the operand. Stores the double-word result in the AW and DW registers. When the upper half (DW) of the result is not 0, the carry and overflow flags are set.

Bytes: 2/3/4 Transfers: 1 Flag operation:

٧	S	Z	AC	Р	CY
Х	U	U	U	U	Х


Example:

MOV AW,400H MOV WORD_VAR,9310H MULU WORD_VAR ;DW = 024CH,AW = 4000H, ;C = V = 1



MUL rea8

Multiply signed, 8-bit register



When AH=sign extension of AL: CY \leftarrow 0, V \leftarrow 0 When AH≠sign extension of AH: CY ← 1, V ← 1

Performs signed multiplication of the contents of the AL register and the contents of the 8-bit register specified by the operand. Stores the double-word result in the AL and AH registers. When the upper half (AH) of the result is not the sign extension of the lower half (AL), the carry and overflow flags are set.

Bytes: 2 Transfers: None Flag operation:

٧	S	Z	AC	Р	CY
Х	U	U	U	U	Х

Example:

MOV AL,18

:AW = XX12H

MOV CL.-2

CL


;CL = FEH

MUL

;AW = FFDC = -36, C = V = 0

MUL mem8

Multiply signed, 8-bit memory



AW ← AL × (mem8)

When AH=sign extension of AL: CY ← 0, V ← 0 When AH≠sign extension of AH: CY ← 1, V ← 1

Performs signed multiplication of the contents of the AL register and the 8-bit memory location addressed by the operand. Stores the double-word result in the AL and AH registers. When the upper half (AH) of the result is not the sign extension of the lower half (AL), the carry and overflow flags are set.

Bytes: 2/3/4 Transfers: None Flag operation:

٧	S	Ζ	AC	Р	CY
Х	U	U	U	U	Х

Example:

MOV AL,100

:AW = XX64H


MOV BYTE_VAR.-4 $\cdot = FCH$

MUL BYTE_VAR AW = FE70H = -400, C = V = 1



MUL reg16

Multiply signed, 16-bit register



DW, AW ← AW × reg16

When DW=sign extension of AW: CY ← 0, V ← 0 When DW≠sign extension of AH: CY ← 1, V ← 1

Performs signed multiplication of the contents of the AW register and the contents of the 16-bit register specified by the operand. Stores the double-word result in the AW and DW registers. When the upper half (DW) of the result is not the sign extension of the lower half (AW), the carry and overflow flags are set,

Bytes: 2

Transfers: None

Flag operation:

٧	S	Z	AC	Р	CY
X	U	U	U	U	X

Example:

MOV AW,-10

;AW = FFF6H

MOV BW.-10


;BW = FFF6H BW

MUL

;DW = 0000, AW =
$$0064H = 100$$
, :C = V = 0

MUL mem16

Multiply signed, 16-bit memory



DW, AW ← AW × (mem16)

When DW=sign extension of AW: CY \leftarrow 0, V \leftarrow 0 When DW≠sign extension of AW: CY ← 1, V ← 1

Performs signed multiplication of the contents of the AW register and the 16-bit memory contents addressed by the operand. Stores the double-word result in the AW and DW registers. When the upper half (DW) of the result is not the sign extension of the lower half (AW), the carry and overflow flags are set.

Bytes: 2/3/4 Transfers: 1 Flag operation:

٧	S	Z	AC	Р	CY
Х	U	U	U	U	Χ

Example:

MOV AW.-10

:AW = FFF6

MOV [IX],-20

; = FFEC MUL WORD PTR (IX)


DW = 0000, AW = 00C8H = 200.

:C = V = 0



MUL reg16,reg16,imm8 MUL reg16,imm8

Multiply signed, 16-bit register \times 8-bit immediate data to 16-bit register



reg16
$$\leftarrow$$
 reg16 \times imm8
Product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0
Product $>$ 16 bits: CY \leftarrow 1, V \leftarrow 1

Performs signed multiplication of the contents of the 16-bit register specified by the second operand. (If a two-operand description, then performs signed multiplication on the contents specified by the first operand.) Performs signed multiplication on the 8-bit immediate data specified by the third operand. (If a two-operand description then performs signed multiplication on the data specified by the second operand.)

When the source register and the destination register are the same, a two-operand description is acceptable.

Bytes: 3

Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
Х	U	U	U	U	Х

Example:

MUL AW.BW.10


;AW = BW*10

MUL CW.25

:CW = CW*25

MUL reg16,mem16,imm8

Multiply signed, 16-bit memory \times 8-bit immediate data to 16-bit register



reg16
$$\leftarrow$$
 (MEM16) \times imm8
Product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0
Product $>$ 16 bits: CY \leftarrow 1, V \leftarrow 1

Performs signed multiplication of the contents of the 16-bit memory contents addressed by the second operand and the 8-bit immediate data specified by the third operand. Stores the result in the 16-bit register specified by the first operand.

Bytes: 3/4/5
Transfers: 1
Flag operation:

V	S	Z	AC	Р	CY
Х	U	U	U	U	Х

Example:

MUL CW,WORD_VAR,7

 $;CW = [WORD_VAR]*7$


MUL AW,[IX],22

;AW = [IX]*22



MUL reg16,reg16,imm16 MUL reg16,imm16

Multiply signed, 16-bit register \times 16-bit immediate data to 16-bit register



reg16
$$\leftarrow$$
 reg16 \times imm16
If product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0

If product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0

If product > 16 bits: CY \leftarrow 1, V \leftarrow 1

Performs signed multiplication of the contents of the 16-bit register specified by the second operand — the first operand, when a two-operand description — and the 16-bit immediate data specified by the third (second) operand. Stores the result in the 16-bit register specified by the first operand.

When the source register and the destination register are the same, a two-operand description is possible.

Bytes: 4

Transfers: None Flag operation:

٧	S	Z	AC	Р	CY
Х	U	U	U	U	X

Example:

MUL

AW,BW,200H


:AW = BW*200H

MUL IX,300

;IX = IX*300

MUL reg16,mem16,imm16

Multiply signed, 16-bit memory \times 16-bit immediate data to 16-bit register



reg16
$$\leftarrow$$
 (mem16) \times imm16

If product \leq 16 bits: CY \leftarrow 0, V \leftarrow 0 If product > 16 bits: CY \leftarrow 1, V \leftarrow 1

Performs signed multiplication of the 16-bit memory contents specified by the second operand and the 16-bit immediate data specified by the third operand. Stores the result in the 16-bit register specified by the first operand.

Bytes: 4/5/6 Transfers: 1 Flag operation:

V	S	Z	AC	Р	CY
Х	U	U	U	U	Х

Example:

MUL

CW,WORD_VAR,200H

:CW = [WORD_VAR]*200H

MUL AW.(IX),850


;AW = [IX]*850



DIVISION

DIVU reg8

Divide unsigned, 8-bit register



temp ← AW When temp \div reg $3 \le FFH$: AH ← temp % reg8 AL ← temp ÷ reg8 When temp \div reg8 > FFH: (SP-1.SP-2) ← PSW. $(SP-3,SP-4) \leftarrow PS$ $(SP-5,SP-6) \leftarrow PC$ $SP \leftarrow SP - 6$. IE ← 0. BRK ← 0, PS ← (003H, 002H). PC ← (001H, 000H)

Divides (using unsigned division) the contents of the AW 16-bit register by the contents of the 8-bit register specified by the operand. The resulting quotient is stored in the AL register. Any remainder is stored in the AH register.

When the quotient exceeds FFH (the capacity of the AL destination register) the vector 0 interrupt is generated. When this occurs, the quotient and remainder become undefined. This usually occurs when the divisor is 0. The fractional quotient is rounded off.

Bytes: 2

Transfers: None Flag operation:

					1
V	S	Z	AC	Р	CY
U	U	U	U	U	U

Example:


MOV

AW.204 MOV CL,10 DIVU CL

:AL = 20. AH = 4

DIVU mem8

Divide unsigned, 8-bit memory



temp ← AW When temp \div (mem8) = FFH: AH ← temp % (mem8). AL ← temp ÷ (mem8). When temp \div (mem8) > FFH: $(SP-1,SP-2) \leftarrow PSW$ (SP-3,SP-4) ← PS. (SP-5,SP-6) ← PC. $SP \leftarrow SP - 6$ IE ← 0. BRK ← 0 PS ← (003H, 002H). PC ← (001H, 000H).

Divides (using unsigned division) the contents of the AW 16-bit register by the 8-bit memory contents specified by the operand. The quotient is stored in the AL register and the remainder, if any, is stored in the AH register.

When the quotient exceeds FFH — the capacity of the AL destination register — the vector 0 interrupt is generated. When this occurs, the quotient and remainder become undefined. This especially occurs when the divisor is 0. The fractional quotient is rounded off.

Bytes: 2/3/4 Transfers: 1 Flag operation:

V	S	Z	AC	Р	CY
U	U	U	U	U	U

Example:


MOV AW,3410 [BW],19 MOV DIVU [BW]

:AL = 179, AH = 9



DIVU reg16

Divide unsigned, 16-bit register



 $\begin{array}{l} \text{temp} \leftarrow \text{DW,AW} \\ \text{When temp} \div \text{reg16} > \text{FFFFH:} \\ (\text{SP}-1,\text{SP}-2) \leftarrow \text{PSW,} \\ (\text{SP}-3,\text{SP}-4) \leftarrow \text{PS,} \\ (\text{SP}-5,\text{SP}-6) \leftarrow \text{PC,} \\ \text{SP} \leftarrow \text{SP} - 6 \\ \text{IE} \leftarrow 0, \\ \text{BRK} \leftarrow 0 \\ \text{PS} \leftarrow (003\text{H}, 002\text{H}), \\ \text{PC} \leftarrow (001\text{H}, 000\text{H}) \\ \text{All other times:} \\ \text{DW} \leftarrow \text{temp} \% \text{ reg16, AW} \leftarrow \text{temp} \div \text{reg16} \end{array}$

Divides (using unsigned division) the contents of the DW and AW 16-bit register pair by the contents of the 16-bit register specified by the operand. The quotient is stored in the AW register. The remainder, if any, is stored in the DW register. When the quotient exceeds FFFH (the capacity of the AW destination register) the vector 0 interrupt is generated, and the quotient and remainder become undefined. This most often occurs when the divisor is 0. The fractional quotient is rounded off.

Bytes: 2 Transfers: None Flag operation:

٧	S	Z	AC	Р	CY
U	U	ט	U	U	U

Example:

MOV DW,0348H MOV AW,2197H


:DW.AW = 03482197H

MOV BW,2000H DIVU BW

;AW = 1A41H,DW = 0197H

DIVU mem 16

Divide unsigned, 16-bit memory



 $\begin{array}{l} \text{temp} \leftarrow \text{DW,AW} \\ \text{When temp} \div (\text{mem16}) > \text{FFFH:} \\ (\text{SP-1,SP-2}) \leftarrow \text{PSW,} \\ (\text{SP-3,SP-4}) \leftarrow \text{PS,} \\ (\text{SP-5,SP-6}) \leftarrow \text{PC,} \\ \text{SP} \leftarrow \text{SP-6} \\ \text{IE} \leftarrow \text{0,} \\ \text{BRK} \leftarrow \text{0,} \\ \text{PS} \leftarrow (\text{003H, 002H),} \\ \text{PC} \leftarrow (\text{001H, 000H)} \\ \text{All other times:} \end{array}$

DW ← temp % (mem16), AL ← temp ÷ (mem16)

Divides (using unsigned division) the contents of the DW and AW 16-bit register pair by the 16-bit memory contents specified by the operand. The quotient is stored in the AW register. The remainder, if any, is stored in the DW register.

When the quotient exceeds FFFFH (the capacity of the AW destination register) the vector 0 interrupt is generated and the quotient and remainder become undefined. This especially occurs when the divisor is 0. The fractional quotient is rounded off.

Bytes: 2/3/4 Transfers: 1 Flag operation:

V	S	Z	AC	Р	CY
U	U	U	U	U	J

Example:


MOV DW,0 MOV AW,100 MOV [IX][BX],5 DIVU [IX][BX]

AW = 0014H = 20,DW = 0



DIV rea8

Divide signed, 8-bit register



temp ← AW

When temp \div reg8 > 0 and temp \div reg8 > 7FH or temp \div reg8 > 0 and temp \div reg8 > 0-7FH-1:

$$(SP-5,SP-6) \leftarrow PC$$

$$(SP-5,SP-6) \leftarrow$$

 $SP \leftarrow SP-6.$

All other times:

AH ← temp % reg8,

AL ← temp ÷ reg8

Divides (using signed division) the contents of the AW 16-bit register by the contents of the 8-bit register specified by the operand. The quotient is stored in the AL 8-bit register. The remainder, if any, is stored in the AH register. The maximum value of a positive quotient is +127 (7FH), and the minimum value of a negative quotient is -127 (81H).

When a quotient is greater than either maximum value(s) the quotient and remainder become undefined, and the vector 0 interrupt is generated. This especially occurs when the divisor is 0. A fractional quotient is rounded off. The remainder will have the same sign as the dividend.

Bytes: 2

Transfers: None

Flag operation:


V	S	Z	AC	Р	CY
U	U	U	U	U	U

Example:

$$:AL = -82.AH = -1$$

DIV mem8

Divide signed, 8-bit memory



temp ← AW

When temp \div (mem8) > 0 and (mem8) > 7FH or temp \div (mem8) < 0 and temp \div (mem8) > 0-7FH-1:

All other times:

Divides (using signed division) the contents of the AW 16-bit register by the contents of the 8-bit memory location specified by the operand. The quotient is stored in the 8-bit AL register, while the remainder, if any, is stored in the AH register. The maximum value of a positive quotient is +127 (7FH), and the minimum value of a negative quotient is -127 (81H). When a quotient is greater than either maximum value(s), the quotient and remainder become undefined and the vector 0 interrupt is generated.

This especially occurs when the divisor is 0. A fractional quotient is rounded off. The remainder will have the same sign as the dividend.

Bytes: 2/3/4

Transfers: 1

Flag operation:

V	S	7	ΔC	P	CY
٧ .	•	_	70	·	0.
11	- 11	11	- 11	11	11
•	•			•	_


Example:

$$;AL = -61, AH = 14$$



DIV reg16

Divide signed, 16-bit register



temp - DW,AW

When temp \div reg16 > 0 and temp \div reg16 < 7FFFH or temp \div reg16 < 0 and temp \div reg16 > 0-7FFFH-1:

All other times:

Divides (using signed division) the contents of the DW and AW 16-bit register pair by the contents of the 16-bit register specified by the operand. The quotient is stored in the AW 16-bit register, while the remainder, if any, is

stored in the DW register. The maximum value of a positive quotient is +32,767 (7FFFH) and the minimum value of a negative quotient is -32,767 (8001H). When the quotient is greater than either maximum value(s), the quotient and remainder become undefined, and the vector 0 interrupt is generated. This especially occurs when the divisor is 0. A fractional quotient is rounded off. The remainder will have the same sign as the dividend.

Bytes: 2

Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
U	U	U	U	U	U

Example:

MOV DW,0123H MOV AW,4567H MOV CW,1000H


DIV CW

;AW = 1234H, DW = 0567H



DIV mem16

Divide signed, 16-bit memory



temp ← DW,AW

When temp \div (mem16) < 0 and temp \div (mem16) < 7FFFH or temp \div (mem16) < 0 and temp \div (mem16) > 0-7FFFH-1:

$$(SP-1,SP-2) \leftarrow PSW,$$

 $(SP-3,SP-4) \leftarrow PS,$
 $(SP-5,SP-6) \leftarrow PC,$
 $SP \leftarrow SP - 6,$
 $IE \leftarrow 0,$
 $BRK \leftarrow 0,$
 $PS \leftarrow (003H, 002H),$
 $PC \leftarrow (001H, 000H)$
All other times:
 $DW \leftarrow temp \% (mem16), AW \leftarrow temp \div (mem16)$

Divides (using signed division) the contents of the DW and the AW 16-bit register pair by the contents of the 16-bit memory location specified by the operand. The quotient is stored in the AW 16-bit register, while the

remainder, if any, is stored in the DW register. The maximum value of a positive quotient is +32,767 (7FFFH), and the minimum value of a negative quotient is -32,767 (8001H). When the quotient is greater than either maximum value(s), the quotient and remainder become undefined and the vector 0 interrupt is generated. This especially occurs when the divisor is 0. A fractional quotient is rounded off. The remainder will have the same sign as the dividend.

Bytes: 2/3/4 Transfers: 1 Flag operation:

V	S	Z	AC	Р	CY
U	U	U	U	U	U

Example:


MOV DW,0
MOV AW, -34
MOV [IY], -2
DIV [IY]
;AW = 17, DW = 0



BCD ADJUST

ADJBA (no operand)

Adjust byte add



Adjusts the result of unpacked decimal addition stored in the AL register into a single unpacked decimal number. The higher 4 bits become zero.

When AL AND 0FH > 9 or AC=1:

$$AL \leftarrow AL + 6$$

 $AH \leftarrow AH + 1$

AC ← 1.

CY ← AC,

AL ← AL AND 0FH

Bytes: 1

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
U	U	U	X	U	Х

Example: ADJBA

ADJ4A (no operand)

Adjust Nibble Add



When AL AND 0FH < 9 or AC=1:

 $AL \leftarrow AL + 6$

CY ← CY OR AC,

AC ← 1

When AL > 9FH or CY=1:

 $AL \leftarrow AL + 60H$,

CY ← 1

Adjusts the result of packed decimal addition stored in the AL register into a single packed decimal number.

Bytes: 1

Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example: ADJ4A

μPD70320/322



ADJBS (no operand)

Adjust byte subtract

7							0	
0	0	1	1	1	1	1	1	

When AL AND 0FH > 9 or AC=1:

AL
$$\leftarrow$$
 AL -6 ,
AH \leftarrow AH -1 ,
AC \leftarrow 1,
CY \leftarrow AC,
AL \leftarrow AL AND 0FH

Adjust the result of unpacked decimal subtraction stored in the AL register into a single unpacked decimal number. The higher 4 bits become zero.

Bytes: 1


Transfers: None Flag operation:

٧	S	Z	AC	P	CY
U	U	U	Х	U	Х

Example: ADJBS

ADJ4S (no operand)

Adjust nibble subtract



When AL AND 0FH > 9 or AC=1:

$$AL \leftarrow AL - 6,$$

$$CY \leftarrow AC OR CY,$$

$$AC \leftarrow 1,$$
When $AL > 9FH \text{ or } CY = 1$:
$$AL \leftarrow AL - 60H,$$

$$CY \leftarrow 1$$

Adjusts the result of packed decimal subtraction stored in the AL register into a single packed decimal number.

Bytes: 1
Transfers: None
Flag operation:

٧	S	Z	AC	Р	CY
U	Х	X	Х	Х	Х


Example: ADJ4S



DATA CONVERSION

CVTBD (no operand)

Convert binary to decimal



AH — AL ÷ 0AH
AL — AL ...% 0AH

Converts the binary 8-bit value in the AL register into a two-digit unpacked decimal number.

The quotient of AL divided by 10 is stored in the AH register. The remainder of this operation is stored in the AL register.

Bytes: 2


Transfers: None Flag operation:

٧	S	Z	AC	Р	CY
U	Х	Х	U	Х	U

Example: CVTBD

CVTDB (no operand)

Convert decimal to binary



 $AL \leftarrow AH \times 0AH + AL$ $AH \leftarrow 0$

Converts a two-digit unpacked decimal number in the AH and AL registers into a single 16-bit binary number. The value in the AH is multiplied by 10. The product is added to the contents of the AL register and the result is stored in AL. AH becomes 0.

Bytes: 2

Transfers: None

Flag operation:

٧	S	Z	AC	Р	CY
U	Х	Х	U	Х	U


Example: CVTDB

μPD70320/322



CVTBW (no operand)

Convert byte to word



When AL < 80H: AH ← 0

All other times

AH ← FFH

Expands the sign of the byte in the AL register to the AH register. Use this instruction to produce a double-length (word) dividend from a byte before a byte division is performed.

Bytes: 1


Transfers: None

Flag operation: None

Example: CVTBW

CVTWL (no operand)

Convert word to long word



When AW < 8000H: DW \leftarrow 0

All other times:

DW ← FFFFH

Expands the sign of the word in the AW register to the DW register. Use this instruction to produce a double-length (double-word) dividend from a word before a word division is performed.

Bytes: 1

Transfers: None

Flag operation: None


Example: CVTWL



COMPARISON

CMP reg,reg

Compare register and register



reg - reg

Subtracts the contents of the 8- or 16-bit register specified by the second operand from the contents of the 8- or 16-bit register specified by the first operand. The result is not stored and only the flags are affected.

Bytes: 2

Transfers: None

Flag operation:


V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example:

CMP AW,BW

CMP mem,reg

Compare memory and register



(mem) - reg

Subtracts the contents of the 8- or 16-bit register specified by the second operand from the 8- or 16-bit memory contents addressed by the first operand. The result is not stored and only the flags are affected.

Bytes: 2/3/4
Transfers: 1
Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х


Example:

CMP WORD_VAR,IX CMP BYTE_VAR,CL CMP [BW],AH



CMP reg,mem

Compare register and memory



Subtracts the 8- or 16-bit memory contents addressed by the second operand from the contents of the 8- or 16-bit register specified by the first operand. The result is not stored and only the flags are affected.

reg - (mem)

Bytes: 2/3/4

Transfers: 1

Flag operation:

٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example:

CMP


AW,[IX]

CMP

CH.BYTE_VAR

CMP reg,imm

Compare register and immediate data



reg - imm

Subtracts the 8- or 16-bit immediate data specified by the second operand from the contents of the 8- or 16-bit register specified by the first operand. The result is not stored and only the flags are affected.

Bytes: 3/4

Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example:


CMP BL,5

CMP DW.1200H



CMP mem.imm

Compare memory and immediate data



(mem) - imm

Subtracts the 8- or 16-bit immediate data specified by the second operand from the 8- or 16-bit memory contents addressed by the first operand. The result is not stored and only the flags are affected.

Bytes: 3/4/5/6

Transfers: 1 Flag operation:


V	S	Z	AC	Р	CY
Х	X	Х	Х	Х	Х

Example:

CMP BYTE PTR [BW],3 CMP WORD_VAR,7000H

CMP acc.imm

Compare accumulator and immediate data



When W=0: AL - imm8 When W=1: AW - imm16

Subtracts the 8- or 16-bit immediate data specified by the second operand from the accumulator (AL or AW) specified by the first operand. The result is not stored and only the flags are affected.

Bytes: 2/3
Transfers: None
Flag operation:

٧	S	Z	AC	Р	CY
Х	Х	Х	Х	Х	Х

Example:


CMP AL,0 CMP AW,800H



COMPLEMENT OPERATION

NOT reg

Not register



Inverts (by performing a 1's complement) each bit of the 8- or 16-bit register specified by the operand and stores the result in the specified register.

Bytes: 2

Transfers: None


Flag operation: None

Example:

NOT BW

NOT mem

Not memory



$$(mem) \leftarrow (\overline{mem})$$

Inverts (by performing a 1's complement) each bit of the 8- or 16-bit memory location addressed by the operand and stores the result in the addressed memory location.

Bytes: 2/3/4 Transfers: 2

Flag operation: None

Example:

NOT WORD_VAR[IX][2] NOT BYTE PTR [IY]



NEG reg

Negate register

7							0
1	1	1	1	0	1	1	W
1	1	0	1	1		reg	

Takes the 2's complement of the contents of the 8- or 16-bit register specified by the operand.

Bytes: 2

Transfers: None Flag operation:

V	S	Z	AC	Р	CY*
Х	Х	Х	Х	Х	1

Note: * = 0 if the contents of the operand register is 0.


Example:

NEG

BL NEG AW

NEG mem

Negate memory



 $(mem) \leftarrow (\overline{mem}) + 1$

Takes the 2's complement of the 8- or 16-bit memory contents addressed by the operand.

Bytes: 2/3/4 Transfers: 2 Flag operation:

V	S	Z	AC	Р	CY*
Х	Х	Х	Х	Х	1

Note: * = 0 if the contents of the memory operand is 0.

Example: NEG

WORD_VAR


NEG BYTE PTR [BW][IX]



LOGICAL OPERATION

TEST reg,reg

Test register and register



reg AND reg

ANDs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit register specified by the second operand. The result is not stored and only the flags are affected.

Bytes: 2

Transfers: None

Flag operation:


V	S	Z	AC	Р	CY
0	Х	Х	U	X	0

Example:

TEST AW,CW TEST CL,AH

TEST mem,reg or TEST reg,mem

Test register and memory



(mem) AND reg

ANDs the contents of the 8- or 16-bit second operand and the contents of the 8- or 16-bit first operand.

The result is not stored and only the flags are affected.

Bytes: 2/3/4
Transfers: 1
Flag operation:

V	· S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example:


TEST BYTE_VAR,DL

TEST AH, [IX]



TEST reg,imm

Test immediate data and register



reg AND imm

ANDs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. The result is not stored and only the flags are affected.

Bytes: 3/4
Transfers: None
Flag operation:


V	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example:

TEST CW,1 TEST AL,50H

TEST mem,imm

Test immediate data and memory



(mem) AND imm

ANDs the 8- or 16-bit memory contents addressed by the first operand and the 8- or 16-bit immediate data specified by the second operand. The result is not stored and only the flags are affected.

Bytes: 3/4/5/6 Transfers: 1 Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

TEST BYTE PTR [BW],80H TEST WORD_VAR,00FFH



TEST acc.imm

Test immediate data and accumulator



When W=0: AL AND imm8
When W=1: AW AND imm16

ANDs the contents of the accumulator (AL or AW) specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. The result is not stored and only the flags are affected.

Bytes: 2/3

Transfers: None Flag operation:


V	S	Z	AC	Р	CY
0	Х	X	U	Х	0

Example:

TEST AL,12H TEST AW,8000H

AND reg,reg

AND register with register to register



reg ← reg AND reg

ANDs the contents of the 8- or 16-bit register specified by the first operand and the contents of the 8- or 16-bit register specified by the second operand. Stores the result in the register specified by the first operand.

Bytes: 2

Transfers: None Flag operation:


-	٧	S	Z	AC	Р	CY
	0	Х	Х	U	Х	0

Example: AND IX,AW



AND mem,reg

AND memory with register to memory



(mem) ← (mem) AND reg

ANDs the 8- or 16-bit memory contents addressed by the first operand and the contents of the 8- or 16-bit register specified by the second operand. Stores the result in the memory location addressed by the first operand.

Bytes: ,2/3/4 Transfers: 2 Flag operation:


V	S	Ζ	AC	Р	CY
0	Х	Х	U	Х	0

Example:

AND [BW][IX]3,AL AND WORD_VAR,CW

AND reg,mem

AND register with memory to register



reg ← reg AND (mem)

ANDs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit memory contents addressed by the second operand. Stores the result in the register specified by the first operand.

Bytes: 2/3/4
Transfers: 1
Flag operation:

V	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

AND CL,BYTE_VAR
AND DW,[IY]



AND reg,imm

AND register with immediate data to register



reg ← reg AND imm

ANDs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the register specified by the first operand.

Bytes: 3/4 Transfers: None Flag operation:


V	S	Z	AC	P	CY
0	Х	Х	U	Х	0

Example:

AND CL,0FEH AND DW,14H

AND mem.imm

AND memory with immediate data to memory



(mem) ← (mem) AND imm

ANDs the 8- or 16-bit memory contents addressed by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6 Transfers: 2 Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

AND BYTE PTR [IY],30H AND [IY],3000H



AND acc,imm

AND accumulator with immediate data to accumulator



When W=0: AL ← AL AND imm8
When W=1: AW ← AW AND imm16

ANDs the contents of the accumulator (AL or AW) specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the accumulator specified by the first operand.

Bytes: 2/3

Transfers: None Flag operation:

1	٧	S	Z	AC	Р	CY
	0	Х	Х	U	Х	0

Example:

AND AL,80H AND AW,0FH

OR reg,reg

OR register and register to register

7							0
0	0	0	0	1	0	1	W
1	1		reg		·	reg	
	. !		109			reg	

reg ← reg OR reg

ORs the contents of the 8- or 16-bit register specified by the first operand and the contents of the 8- or 16-bit register specified by the second operand. Stores the result in the register specified by the first operand.

Bytes: 2

Transfers: None

Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

OR AL,AH OR BW,CW



OR mem,reg

OR memory and register to memory



(mem) ← (mem) OR reg

ORs the 8- or 16-bit memory contents addressed by the first operand and the contents of the 8- or 16-bit register specified by the second operand. Stores the result in the memory location addressed by the first operand.

Bytes: 2/3/4 Transfers: 2 Flag operation:


٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example:

OR BYTE_VAR,CL OR WORD_VAR [BP],AW

OR reg,mem

OR register and memory to register



reg ← reg OR (mem)

ORs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit memory contents addressed by the second operand. Stores the result in the register specified by the first operand.

Bytes: 2/3/4
Transfers: 1
Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example


OR CL,[IX]

OR CW,WORD_VAR



OR reg,imm

OR register with immediate data to register



reg ← reg OR imm

ORs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the register specified by the first operand.

Bytes: 3/4

Transfers: None Flag operation:


٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example:

OR CL,80H OR AW.0FH

OR mem,imm

OR memory with immediate data to memory



(mem) ← (mem) OR imm

ORs the 8- or 16-bit memory contents addressed by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6 Transfers: 2 Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example:


OR BYTE_VAR,2

OR WORD PTR [IX],0FH



OR acc,imm

OR accumulator with immediate data to accumulator



When W=0: AL ← AL OR imm8 When W=1: AW ← AW OR imm16

ORs the contents of the accumulator (AL or AW) specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the accumulator specified by the first operand.

Bytes: 2/3 Transfers: None Flag operation:


٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example:

OR AL,34H OR AW,1

XOR reg,reg

Exclusive OR, register and register to register



reg ← reg XOR reg

XORs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit register specified by the second operand. Stores the result in the register specified by the first operand.

Bytes: 2

Transfers: None Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

XOR AL,AH XOR CW,BW



XOR mem,reg

Exclusive OR, memory and register to memory



(mem) ← (mem) XOR reg

XORs the 8- or 16-bit memory contents addressed by the first operand and the contents of the 8- or 16-bit register specified by the second operand. Stores the result in the memory location addressed by the first operand.

Bytes: 2/3/4
Transfers: 2
Flag operation:

V	S	Z	AC	P	CY
0	Х	Х	U	Х	0


Example

XOR [BW],CL

XOR WORD_VAR,BP

XOR reg,mem

Exclusive OR, register and memory to register



reg ← reg XOR (mem)

XORs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit memory contents addressed by the second operand. Stores the result in the register specified by the first operand.

Bytes: 2/3/4 Transfers: 1 Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	0

Example


XOR BH,[IX]

XOR AW,WORD_VAR



XOR reg,imm

Exclusive OR, register with immediate data to register



reg ← reg XOR imm

XORs the contents of the 8- or 16-bit register specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the register specified by the first operand.

Bytes: 3/4 Transfers: None Flag operation:

٧	S	Z	AC	Р	CY
0	X	Х	U	Х	0


Example


XOR CL.2 XOR

IX,0FF00H

XOR mem,imm

Exclusive OR, memory with immediate data to memory





(mem) ← (mem) XOR imm

XORs the 8- or 16-bit memory contents addressed by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the memory location addressed by the first operand.

Bytes: 3/4/5/6 Transfers: 2 Flag operation:

V	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

XOR BYTE PTR [IY],0FH XOR WORD_VAR.0FH



XOR acc,imm

Exclusive OR, accumulator with immediate data to accumulator



XORs the contents of the accumulator (AL or AW) specified by the first operand and the 8- or 16-bit immediate data specified by the second operand. Stores the result in the accumulator specified by the first operand.

When W=0: AL \leftarrow AL XOR imm8 When W=1: AW \leftarrow AW XOR imm16

Bytes: 2/3 Transfers: None Flag operation:

V	S	Z	AC	Р	CY
0	Х	Х	U	Х	0


Example:

XOR AL,0FFH XOR AW,8000H

BIT MANIPULATION

TEST1 reg8,CL

Test bit CL of the 8-bit register



When bit CL of reg8=0: $Z \leftarrow 1$ When bit CL of reg8=1: $Z \leftarrow 0$

Sets the Z flag to 1 when bit CL of the 8-bit register (specified by the first operand) is 0. Resets the Z flag to 0 when bit CL is 1. Only the lower 3 bits of CL are used to address the bit.

Bytes: 3
Transfers: 1
Flag operation:


-	V	S	Z	AC	Р	CY
	0	U	Х	U	U	0

Example: TEST1 AL,CL



TEST1 mem8,CL

Test bit CL of the 8-bit memory



When bit CL of (mem8) = 0: $Z \leftarrow 1$ When bit CL of (mem8) = 1: $Z \leftarrow 0$

Sets the Z flag to 1 when bit CL of the 8-bit memory (addressed by the first operand) is 0. Resets the Z flag to 0 when the CL bit is 1. Only the lower 3 bits of CL are used to address the bit.


Bytes: 3/4/5
Transfers: 1
Flag operation:

٧	S	Z	AC	Р	CY
0	U	Х	U	U	0

Example: TEST1 BYTE PTR [BW],CL

TEST1 reg16,CL

Test bit CL of the 16-bit register



When bit CL of reg16 = 0: $Z \leftarrow 1$ When bit CL of reg16 = 1: $Z \leftarrow 0$

Sets the Z flag to 1 when bit CL of the 16-bit register (specified by the first operand) is 0. Resets the Z flag to 0 when the bit is 1. Only the lower 4 bits of CL are used to address a bit.

Bytes: 3 Transfers: 1 Flag operation:


٧	S	Z	AC	Р	CY
0	U	Х	U	U	0

Example: TEST1 AW,CL



TEST1 mem16.CL

Test bit CL of the 16-bit memory



When bit CL of (mem16) = 0: $Z \leftarrow 1$ When bit CL of (mem16) = 1: $Z \leftarrow 0$

The first operand specifies the 16-bit memory location and the second operand (CL) specifies the bit position. When the bit specified by CL is 0, the Z flag is set to 1. When that bit is 1, the Z flag is reset to 0. Only the lower 4 bits of CL are used to address a bit.

Bytes: 3/4/5
Transfers: 1
Flag operation:

V	S	Z	AC	Р	CY
0	U	Х	U	U	0

Example: TEST1 WORD PTR [BW],CL

TEST1 reg8, imm3

Test bit imm3 of the 8-bit register

	imm3								
1	- 1	0	0	0		reg			
0	0	0	1	0	0	0	0		
0	0	0	0	1	1	1	1		
7							0		

When bit imm3 of reg8 = 0: $Z \leftarrow 1$ When bit imm3 of reg8 = 1: $Z \leftarrow 0$

Sets the Z flag to 1 when bit imm3 of the 8-bit register (specified by the first operand) is 0. Resets the Z flag to 0 when the bit is 1. Only the lower 3 bits of the immediate data are used to identify a bit.

Bytes: 4

Transfers: None

Flag operation:


٧	S	Z	AC	Р	CY
0	U	Х	U	U	0

Example: TEST1 BH,1



TEST1 mem8,imm3

Test bit imm3 of the 8-bit memory



When bit imm3 of (mem8) = 0: $Z \leftarrow 1$ When bit imm3 of (mem8) = 1: $Z \leftarrow 0$

The first operand specifies the 8-bit memory location and the second operand (imm3) specifies the bit position. When the bit specified by imm3 is 0, the Z flag is set to 1. When that bit is 1, the Z flag is reset to 0. Only the lower 3 bits of the immediate data are used to address a bit.


Bytes: 4/5/6 Transfers: 1 Flag operation:

٧	S	Z	AC	Р	CY
0	U	Χ	U	U	0

Example: TEST1 BYTE_VAR,5

TEST1 reg16, imm4

Test bit imm4 of the 16-bit register



When bit imm4 of reg16 = 0: $Z \leftarrow 1$ When bit imm4 of reg16 = 1: $Z \leftarrow 0$

The first operand specifies the 16-bit register and the second operand (imm4) specifies the bit position. When the bit specified by imm4 is 0, the Z flag is set to 1. When that bit is 1, the Z flag is reset to 0. Only the lower 4 bits of the immediate data are used to address a bit.

Bytes: 4
Transfers: None
Flag operation:


٧	S	Z	AC	Р	CY
0	U	Х	U	U	0

Example: TEST1 AW,15



TEST1 mem16,imm4

Test bit imm4 of the 16-bit memory



When bit imm4 of (mem16) = 0: $Z \leftarrow 1$ When bit imm4 of (mem16) = 1: $Z \leftarrow 0$

The first operand specifies the 16-bit memory and the second operand (imm4) specifies the bit position. When the bit specified by imm4 is 0, the Z flag is set to 1. When that bit is 1, the Z flag is reset to 0. The immediate data in the last byte of the instruction is valid only for the lower 4 bits.


Bytes: 4/5/6 Transfers: 1 Flag operation:

٧	S	Z	AC	Р	CY
0	U	Х	U	U	0

Example: TEST1 WORD PTR [BP],8

NOT1 reg8,CL

Not bit CL of the 8-bit register



Bit CL of reg8 ← bit CL of reg8

The CL register (second operand) specifies which bit of the 8-bit register (specified by the first operand) is to be inverted. Only the lower 3 bits of the CL register are used.

Bytes: 3

Transfers: None


Flag operation: None

Example: NOT1 BH,CL



NOT1 mem8.CL

Not bit CL of the 8-bit memory



Bit CL of (mem8) ← bit CL of (mem8)

The CL register (second operand) specifies which bit of the 8-bit memory location (specified by the first operand) is to be inverted. Only the lower 3 bits of the CL register are used.


Bytes: 3/4/5 Transfers: 2

Flag operation: None

Example: NOT1 BYTE_VAR,CL

NOT1 reg16, CL

Not bit CL of the 16-bit register



Bit CL of reg16 ← bit CL of reg16

The CL register (second operand) specifies which bit of the 16-bit register (specified by the first operand) is to be inverted. Only the lower 4 bits of the CL register are used.

Bytes: 3

Transfers: None


Flag operation: None

Example: NOT1 AW,CL



NOT1 mem16.CL

Not bit CL of the 16-bit memory



Bit CL of (mem16) ← bit CL of (mem16)

The CL register (second operand) specifies which bit of the 16-bit memory location (addressed by the first operand) is to be inverted. Only the lower 4 bits of the CL register are used.


Bytes: 3/4/5 Transfers: 2

Flag operation: None

Example: NOT1 WORD_VAR,CL

NOT1 reg8,imm3

Not bit imm3 of the 8-bit register



Bit imm3 of reg8 ← bit imm3 of reg8

Bit imm3 (second operand) specifies which bit of the 8-bi register (specified by the first operand) is to be inverted Only the lower 3 bits of the immediate data at the fourth byte of the instruction are used.

Bytes: 4

Transfers: None


Flag operation: None

Example: NOT1 AH,3



NOT1 mem8,imm3

Not bit imm3 of 8-bit memory



Bit imm3 of mem8 ← bit imm3 of mem8

Bit imm3 (second operand) specifies which bit of the 8-bit memory location (addressed by the first operand) is to be inverted. Only the lower 3 bits of the immediate data are used in the last byte of the instruction.


Bytes: 4/5/6 Transfers: 2

Flag operation: None

Example: NOT1 BYTE PTR [BW][IX]34H,4

NOT1 reg16,imm4

Not bit imm4 of the 16-bit register



Bit imm4 of reg16 ← bit imm4 of reg16

Bit imm4 (second operand) specifies which bit of the 16-bit register (specified by the first operand) is to be inverted. Only the lower 4 bits of the immediate data are used in the fourth byte of the instruction.

Bytes: 4

Transfers: None


Flag operation: None

Example: NOT1 BW,15



NOT1 mem16,imm4

Not bit imm4 of the 16-bit memory



Bit imm4 of (mem16) ← bit imm4 of (mem16)

The bit imm4 (second operand) specifies which bit of the 16-bit memory location (addressed by the first operand) is to be inverted. Only the lower 4 bits of the immediate data are used in the last byte of the instruction.

Bytes: 4/5/6 Transfers: 2

Flag operation: None

Example: NOT1 WORD_VAR,0

NOT1 CY

Not carry flag

	7							0
-	1	1	1	1	0	1	0	1

CY ← CY

Inverts the CY flag.

Bytes: 1

Transfers: None Flag operation:

V	S	Z	AC	Р	CY
U	U	U	U	U	Х


Example: NOT1 CY

μPD70320/322



CLR1 reg8,CL

Clear bit CL of the 8-bit register




Bit CL of reg8 ← 0

Clears the bit specified by CL of the 8-bit register (specified by the first operand) to 0. Only the lower three bits of CL are used.

Bytes: 3
Transfers: None
Flag operation: None
Example: CLR1 AL,CL

CLR1 mem8,CL

Clear bit CL of the 8-bit memory



Bit CL of (mem8) ← 0

Clears the bit specified by CL of the 8-bit memory location (addressed by the first operand) to 0. Only the lower three bits of CL are used.


Bytes: 3/4/5 Transfers: 2 Flag operation: None

Example: CLR1 BYTE_VAR,CL



CLR1 reg16,CL

Clear bit CL of the 16-bit register



Bit CL of reg16 ← 0

Clears the bit specified by CL of the 16-bit register (specified by the first operand) to 0. Only the lower four bits of CL are used.

Bytes: 3


Transfers: None

Flag operation: None

Example: CLR1 AW,CL

CLR1 mem16,CL

Clear bit CL of the 16-bit memory



Bit CL of (mem16) ← 0

Clears the bit specified by CL of the 16-bit memory location (addressed by the first operand) to 0. Only the lower 4 bits of CL are used.

Bytes: 3/4/5 Transfers: 2

Flag operation: None


Example: CLR1 WORD_VAR,CL

μPD70320/322



CLR1 reg8,imm3

Clear bit imm3 of the 8-bit register



Bit imm3 of reg8 ← 0


Clears the bit specified by the 3-bit immediate data (second operand) of the 8-bit register (specified by the first operand) to 0. Only the lower 3 bits of the immediate data are used in the fourth byte of the instruction.

Bytes: 4

Transfers: None
Flag operation: None
Example: CLR1 BH,1

CLR1 mem8,imm3

Clear bit imm3 of the 8-bit memory



Bit imm3 of (mem8) ← 0

Clears the bit specified by the 3-bit immediate data (second operand) of the 8-bit memory location (addressed by the first operand) to 0. Only the lower 3 bits of immediate data are used in the last byte of the instruction.

Bytes: 4/5/6 Transfers: 2

Flag operation: None

Example: CLR1 BYTE_VAR[BW],6



CLR1 reg16,imm4

Clear bit imm4 of the 16-bit register

7							, 0	
0	0	0	0	1	1	1	1	
0	0	0	1	1	0	1	1	
1	1	0	0	0	T	reg		
imm4								

Bit imm4 of reg16 ← 0

Clears the bit specified by the 4-bit immediate data (second operand) of the 16-bit register (specified by the first operand) to 0. Only the lower 4 bits of the immediate data are used in the fourth byte of the instruction.

Bytes: 4


Transfers: None

Flag operation: None

Example: CLR1 CW,5

CLR1 mem16,imm4

Clear bit imm4 of the 16-bit memory



Bit imm4 of (mem16) ← 0

Clears the bit specified by the 4-bit immediate data (second operand) of the 16-bit memory location (addressed by the first operand) to 0. Only the lower 4 bits of immediate data are used in the last byte of the instruction.

Bytes: 4/5/6 Transfers: 2

Flag operation: None


Example: CLR1 WORD PTR [BP],0

μPD70320/322



CLR1 CY

Clear carry flag



CY ← 0

Clears the CY flag.

Bytes: 1

Transfers: None Flag operation:


٧	S	Z	AC	Р	CY
U	U	U	U	U	0

Example: CLR1

CY

CLR1 DIR

Clear direction flag



DIR -0

Clears the DIR flag. Sets index registers IX and IY to autoincrement when MOVBK, CMPBK, CMPM, LDM STM, INM, and OUTM are executed.

Bytes: 1

Transfers: None

Flag operation:

DIR 0

ple: CLR1 DIR Exam



SET1 reg8,CL

Set bit CL of the 8-bit register

7							0
0	0	0	0	. 1	1	1	1
0	0	0	1	0	1	0	0
1	1	0	0	0		reg	

Bit CL of reg8 ← 1

Sets the bit specified by CL of the 8-bit register (specified by the first operand) to 1. Only the lower three bits of CL are used.

Bytes: 3

Transfers: None

Flag operation: None

Example: SET1 BL,CL

Set bit CL of the 8-bit memory

SET1 mem8,CL

7			100				0
0	0	0	0	1	1	1	1
0	0	0	1	0	1	0	0
m	od	0	0	0	ı	mem	

Bit CL of (mem8) ← 1

Sets the bit specified by CL of the 8-bit memory location (addressed by the first operand) to 1. Only the lower three bits of CL are used.

Bytes: 3/4/5

Transfers: 2


Flag operation: None

Example: SET1 BYTE PTR [BW],CL



SET1 reg16,CL

Set bit CL of the 16-bit register



Bit CL of reg16 ← 1

Sets the bit specified by CL of the 16-bit register (specified by the first operand) to 1. Only the lower four bits of CL are used.

Bytes: 3


Transfers: None

Flag operation: None

Example: SET1 BW,CL

SET1 mem16,CL

Set bit CL of the 16-bit memory



Bit CL of (mem16) ← 1

Sets the bit specified by CL of the 16-bit memory location (addressed by the first operand) to 1. Only the lower 4 bits of CL are used.

Bytes: 3/4/5 Transfers: 2

Flag operation: None

Example: SET1 WORD_VAR,CL



SET1 reg8,imm3

Set bit imm3 of the 8-bit register

7							- O
0	0	0	0	1	1	1	1
0	0	0	1	1	1	0	0
1	1.	0	0	0		reg	
	Т						

Bit imm3 of reg8 ← 1

Sets the bit specified by the 8-bit immediate data (second operand) of the 8-bit register (specified by the first operand) to 1. Only the lower 3 bits of the immediate data are used in the fourth byte of the instruction.

Bytes: 4


Transfers: None

Flag operation: None

Example: SET1 AL,4

SET1 mem8,imm3

Set bit imm3 of the 8-bit memory



Bit imm3 of (mem8) ← 1

Sets the bit specified by the 3-bit immediate data (second operand) of the 8-bit memory location (addressed by the first operand) to 1. Only the lower 3 bits of the immediate data are used in the last byte of the instruction.

Bytes: 4/5/6 Transfers: 2


Flag operation: None

Example: SET1 BYTE_VAR,5



SET1 reg16,imm4

Set bit imm4 of the 16-bit register



Bit imm4 of reg16 ← 1

Sets the bit specified by the 4-bit immediate data (second operand) of the 16-bit register (specified by the first operand) to 1. Only the lower 4 bits of the immediate data are used in the 4th byte of the instruction.


Bytes: 4

Transfers: None
Flag operation: None

Example: SET1 CW,0

SET1 mem16,imm4

Set bit imm4 of the 16-bit memory



Bit imm4 of (mem16) ← 1

Sets the bit specified by the 4-bit immediate data (second operand) of the 16-bit memory location (addressed by the first operand) to 1. Only the lower 4 bits of immediate data are used in the last byte of the instruction.

Bytes: 4/5/6 Transfers: 2

Flag operation: None

Example: SET1 Word_Var,15



SET1 CY

Set carry flag

7							0
1	1	1	1	1	0	0	1

CY ← 1

Sets the CY flag.

Bytes: 1

Transfers: None Flag operation:


٧	S	Z	AC	Р	CY
U	U	U	U	U	1

Example: SET1

CY

SET1 DIR

Set direction flag



Dir ← 1

Sets the DIR flag. Sets index registers IX and IY to autodecrement when MOVBK, CMPBK, CMPM, LDM STM, INM, and OUTM are executed.

Bytes: 1

Transfers: None

Flag operation:

DIR 1

DIR


Example: SET1



SHIFT

SHL reg.1

Shift left register, single bit



CY \leftarrow MSB of reg, reg \leftarrow reg \times 2 When MSB of reg \neq CY: V \leftarrow 1 When MSB of reg =CY: V \leftarrow 0

Performs a shift left (1 bit) of the 8- or 16-bit register specified by the first operand. Zero is loaded to the LSB of the specified register and the MSB is shifted to the CY flag. If the sign bit is the same after the shift, the V flag is cleared.

Bytes: 2


Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
X	Х	Х	U	Х	X

Example:


SHL BH,1 SHL AW,1





SHL mem,1

Shift left memory, single bit



CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \times 2 When MSB of (mem) \neq CY: V \leftarrow 1 When MSB of (mem) = CY: V \leftarrow 0

Performs a shift left (1 bit) of the 8- or 16-bit memory location addressed by the first operand. Zero is loaded to the addressed memory LSB and the MSB is shifted to the CY flag. If the sign bit (bit 7 or 15) remains the same after the shift, the V flag is cleared.

Bytes: 2/3/4

Transfers: 2


Flag operation:

V	S	Z	AC	Р	CY
Х	Χ	X	U	Х	Х

Example:

SHL BYTE PTR [IX],1


SHL WORD_VAR,1





SHL reg, CL

Shift left register, variable bit



temp \leftarrow CL, while temp \neq 0 repeat this operation, CY \leftarrow MSB of reg, reg \leftarrow reg \times 2, temp \leftarrow temp - 1

Performs a shift left of the 8- or 16-bit register specified by the first operand by the number in the CL register. Zero is loaded to the specified register's LSB. MSB is shifted to the CY flag. Bytes: 2

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
U	Χ	Х	U	X	Х

Example:

SHL CL,CL


SHL BW,CL





SHL mem, CL

Shift left memory, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \times 2, temp \leftarrow temp - 1

Performs a shift left of the 8- or 16-bit memory location addressed by the first operand by the number in the CL register. Zero is loaded to the addressed memory LSB and the MSB is shifted to the CY flag.

Bytes: 2/3/4

Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
U	Χ	X	U	Х	Х

Example:

SHL BYTE PTR [IY],CL
SHL WORD PTR [IY],CL




μPD70320/322



SHL reg,imm8

Shift left register, multibit



Temp \leftarrow imm8, while temp \neq 0, repeat operation, CY ← MSB of reg, $reg \leftarrow reg \times 2$, $temp \leftarrow temp - 1$

Performs a shift left of the 8- or 16-bit register (specified by the first operand) by the 8-bit immediate data (second operand). Zero is loaded to the specified register's LSB. MSB is shifted to the CY flag.

Bytes: 3

Transfers: None


Flag operation:

V	S	Z	AC	Р	CY
υ	Х	Х	U	Х	Х

Example:

SHL

AH,3. SHL DW,15








SHL mem,imm8

Shift left memory, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, CY \leftarrow MSB of (mem) (mem) \leftarrow (mem) \times 2, temp \leftarrow temp - 1

Performs a shift left of the 8- or 16-bit memory location addressed by the first operand by the bits specified by the 8-bit immediate data (second operand). Zero is loaded to the specified memory locations's LSB. The MSB is shifted to the CY flag.


Bytes: 3/4/5 Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
U	Х	X	U	X	Х

Example:


SHL BYTE PTR [IX] [2],7 SHL WORD_VAR,5





SHR reg,1

Shift right register, single bit



CY ← MSB of reg, reg ← reg ÷ 2

When MSB of reg \neq bit following MSB of reg: $V \leftarrow 1$ When MSB of reg = bit following MSB of reg: $V \leftarrow 0$

Performs a logical shift right (1 bit) of the 8- or 16-bit register specified by the first operand. Zero is loaded to the MSB of the specified register and the LSB is shifted to the CY flag. If the sign bit (7 or 15) is the same after the shift, the V flag is cleared.

Bytes: 2


Transfers: None

Flag operation:

٧	S	Z	AC	Р	CY
Х	Х	Х	U	Х	Х

Example:


SHR BH,1 SHR AW,1





SHR mem,1

Shift right memory, single bit



CY ← MSB of (mem), (mem) ← (mem) ÷ 2 When MSB of (mem) ≠ bit following MSB of (mem):

V ← 1

When MSB of (mem) = bit following MSB of (mem):

V ← 0

Performs a logical shift right (1 bit) of the 8- or 16-bit memory location addressed by the first operand. Zero is loaded to the memory location's MSB and the LSB is shifted to the CY flag. If the sign bit (bit 7 or 15) remains the same after the shift, the V flag is cleared.

Bytes: 2/3/4


Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
X	Χ	X	U	Х	Χ

Example:


SHR BYTE_VAR [BW],1 SHR WORD_VAR [IX],1





SHR reg,CL

Shift right register, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow MSB of reg, reg \leftarrow reg \div 2, temp \leftarrow temp - 1

Performs a logical shift right of the 8- or 16-bit register (specified by the first operand) by the number in the CL register. Zero is loaded to the specified register's MSB. The LSB is shifted to the CY flag.

Bytes: 2

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
U	Х	X	U	Х	Х

Example:

SHR AL,CL

SHR BW,CL








SHR mem,CL

Shift right memory, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \div 2, temp \leftarrow temp - 1

Performs a logical shift right of the 8- or 16-bit memory location (addressed by the first operand) by the number in the CL register. Zero is loaded to the addressed memory MSB and the LSB is shifted to the CY flag.

Bytes: 2/3/4


Transfers: 2

Flag operation:

1	٧	S	Z	AC	Р	CY
	U	Х	X	U	Х	Х

Example:


SHR BYTE_VAR,CL
SHR WORD PTR [IY],CL





SHR reg,imm8

Shift right register, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, CY \leftarrow MSB of reg, reg \leftarrow reg \div 2, temp \leftarrow temp - 1

Performs a shift right of the 8- or 16-bit register (specified by the first operand) by the 8-bit immediate data (second operand). Zero is loaded to the specified register's MSB. The LSB is shifted to the CY flag. Bytes: 3


Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
U	X	Х	U	Х	Х

Example:


SHR BL,6 SHR IX,2





SHR mem,imm8

Shift right memory, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \div 2, temp \leftarrow temp - 1

Performs a shift right of the 8- or 16-bit memory location (addressed by the first operand) by the bits specified by the 8-bit immediate data (second operand). Zero is loaded to the specified memory location's MSB. The LSB is shifted to the CY flag.

Bytes: 3/4/5


Transfers: 2

Flag operation:

V	S	Z	AC	P	CY
U	X	X	U	X	Х

Example:


SHR BYTE PTR [BW],2 SHR WORD_VAR,13





SHRA reg,1

Shift right arithmetic



CY ← LSB of reg, reg ← reg ÷ 2, V ← 0 MSB of operand does not change

Performs an arithmetic shift right (1 bit) of the 8- or 16-bit register specified by the first operand. A bit with the same value as the original bit is shifted to the specified register's MSB. The LSB is shifted to the CY flag. The sign remains unchanged after the shift.

Bytes: 2


Transfers: None

Flag operation:

٧	S	Z	AC	Р	CY
0	Х	Х	U	Х	Х

Example:


SHRA CL,1 SHRA AW,1





SHRA mem.1

Shift right arithmetic, memory, single bit



Transfers: 2
Flag operation:

Bytes: 2/3/4


V	S	Z	AC	Р	CY
0	Х	Х	U	X	Х

Example:

SHRA BYTE_VAR,1 SHRA WORD_VAR,1

CY \leftarrow LSB of (mem), (mem) \leftarrow (mem) \div 2, V \leftarrow 0 MSB of operand does not change


Performs an arithmetic shift right (1 bit) of the 8- or 16-bit memory location addressed by the first operand. A bit with the same value as the original bit is shifted to the memory location's MSB. The LSB is shifted to the CY flag. The sign remains unchanged after the shift.





SHRA reg,CL

Shift right arithmetic, register, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow LSB of reg, reg \leftarrow reg \div 2, temp \leftarrow temp - 1

Performs an arithmetic shift right of the 8- or 16-bit register (specified by the first operand) by the number of bits specified by the CL register. A bit with the same value as the original bit is shifted to the register's MSB. The LSB is shifted to the CY flag. The sign remains unchanged after the shift.

Bytes: 2


Transfers: None


Flag operation:

V	S	Z	AC	Р	CY
U	Х	Х	U	X	X

Example:

SHRA BL,CL SHRA DW,CL








SHRA mem.CL

Shift right arithmetic, memory, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow LSB of (mem), (mem) \leftarrow (mem) \div 2, temp \leftarrow temp - 1, MSB of operand does not change

Performs an arithmetic shift right of the 8- or 16-bit memory location (addressed by the first operand) by the number of bits specified in the CL register. A bit with the same value as the original bit is shifted to the memory location's MSB. The LSB is shifted to the CY flag. The sign remains unchanged after the shift.


Bytes: 2/3/4 Transfers: 2

Flag Operation:

V	S	Z	AC	Р	CY
U	Х	Χ	U	Х	Х

Example:


SHRA BYTE_VAR,CL SHRA WORD_VAR,CL





SHRA reg,imm8

Shift right arithmetic, register, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, CY \leftarrow LSB of reg, reg \leftarrow reg \div 2, temp \leftarrow temp - 1, MSB of operand does not change

Performs an arithmetic shift right of the 8- or 16-bit register (specified by the first operand) by the 8-bit immediate data in the second operand. A bit with the same value as the original bit is shifted to the register's MSB. The LSB is shifted to the CY flag. The sign remains unchanged after the shift.

Bytes: 3

Transfers: None

Flag operation:

٧	S	Z	AC	Р	CY
U	Х	Х	U	Х	Х

Example:


SHRA CL,3 SHRA BW,7

CY 15/7 Reg8:16 0



SHRA mem,imm8

Shift right arithmetic, memory, multibit



temp \leftarrow imm8, while temp \neq 0, repeat this operation, CY \leftarrow LSB of (mem), (mem) \leftarrow (mem) \div 2, temp \leftarrow temp - 1, MSB of operand does not change

Performs an arithmetic shift right of the 8- or 16-bit memory location (addressed by the first operand) by the number specified by the 8-bit immediate data in the second operand. A bit with the same value as the original bit is shifted to the register's MSB. The LSB is shifted to the CY flag. The sign remains unchanged after the shift.


Bytes: 3/4/5 Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
U	X	Х	U	Х	Х

Example:

SHRA BYTE_VAR,5 SHRA WORD_VAR,7






ROTATE

ROL reg,1

Rotate left, register, single bit



 $CY \leftarrow MSB$ of reg, reg \leftarrow reg \times 2 + CY

MSB of reg \neq CY: V \leftarrow 1 MSB of reg = CY: $V \leftarrow 0$

Rotates the 8- or 16-bit register specified by the first operand left by one bit. If the MSB changes, the V flag is set. If the MSB stays the same, the V flag is cleared.

Bytes: 2

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
Х					Х

Example:

ROL AH,1

ROL DW,1








ROL mem,1

Rotate left, memory, single bit



 $\begin{array}{l} \text{CY} \leftarrow \text{MSB of (mem),} \\ \text{(mem)} \leftarrow \text{(mem)} \times 2 + \text{CY} \\ \text{MSB of (mem)} \neq \text{CY:} \quad \text{V} \leftarrow 1 \\ \text{MSB of (mem)} = \text{CY:} \quad \text{V} \leftarrow 0 \\ \end{array}$


Rotates the 8- or 16-bit memory location (addressed by the first operand) left by one bit. If the MSB changes, the V flag is set; if it stays the same, the V flag is cleared. Bytes: 2/3/4 Transfers: 2

Flag operation:

٧	S	Z	AC	Р	CY
Χ					Х

Example:


ROL BYTE_VAR,1
ROL WORD PTR [IX][7],1





ROL reg,CL

Rotate left, register, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow MSB of reg, reg \leftarrow reg \times 2 + CY, temp \leftarrow temp - 1

Rotates the 8- or 16-bit register specified by the first operand left by the number of bits specified by the CL register.

Bytes: 2

Transfers: None


Flag operation:


٧	S	Z	AC	Р	CY
U					Х

Example:

ROL DL,CL

ROL BP,CL








ROL mem, CL

Rotate left, memory, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \times 2 + CY, temp \leftarrow temp - 1

Rotates the 8- or 16-bit memory location addressed by the first operand left by the number of bits specified in the CL register. Bytes: 2/3/4


Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
U					Х

Example:


ROL BYTE PTR [IX],CL ROL WORD_VAR,CL





ROL reg,imm8

Rotate left, register, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, CY \leftarrow MSB of reg, reg \leftarrow reg \times 2 + CY, temp \leftarrow temp - 1

Rotates the 8- or 16-bit register (specified by the first operand) left by the number of bits specified by the 8-bit immediate data in the second operand. The register's MSB is shifted to the CY flag and to the LSB.

Bytes: 3

Transfers: None


Flag operation:

V	S	Z	AC	Р	CY
U					X

Example:

ROL DH,3

ROL IY,7








ROL mem,imm8

Rotate left, memory, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \times 2 + CY, temp \leftarrow temp - 1


Rotates the 8- or 16-bit memory location (addressed by the first operand) left by the number of bits specified by the 8-bit immediate data in the second operand. The memory location's MSB is shifted to the CY flag and to the LSB. Bytes: 3/4/5 Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
U					Χ

Example:


ROL BYTE_VAR,7 ROL WORD_VAR,2





ROR reg,1

Rotate right, register, single bit



 $CY \leftarrow LSB$ of reg, reg \leftarrow reg \div 2,

MSB of reg ← CY

MSB of reg \neq bit following MSB of reg: $V \leftarrow 1$ MSB of reg = bit following MSB of reg: $V \leftarrow 0$

Rotates the 8- or 16-bit register (specified by the first operand) right by 1 bit. If the MSB of the specified register changes, the overflow flag is set. If the MSB stays the same, the overflow flag is cleared.

Bytes: 2


Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
Х		-			Х

Example:

ROR AL,1 ROR CW,1








ROR mem,1

Rotate right, memory, single bit



 $CY \leftarrow LSB \text{ of (mem), (mem)} \leftarrow (mem) \div 2$

MSB of (mem) ← CY

MSB of (mem) ≠ bit following MSB of (mem): V ← 1

MSB of (mem) = bit following MSB of (mem): $V \leftarrow 0$

Rotates the 8- or 16-bit memory location addressed by the first operand right by 1 bit. If the MSB of the addressed memory changes, the overflow flag is set. If the MSB stays the same, the overflow flag is cleared.

Bytes: 2/3/4

Transfers: 2


Flag operation:

٧	S	Z	AC	Р	CY
X		-			X

Example:

ROR BYTE_VAR,1


ROR WORD PTR [BW],1





ROR reg,CL

Rotate right, register, variable bit



temp \leftarrow CL. while CL \neq 0, repeat operation, CY \leftarrow LSB of reg, reg \leftarrow reg \div 2, MSB of reg \leftarrow CY, temp \leftarrow temp - 1

Rotates the 8- or 16-bit register (specified by the first operand) right by the number of bits specified by the CL register.

Bytes: 2

Transfers: None


Flag operation:

V	S	Z	AC	Р	CY
U					Х

Example:

ROR AH,CL

ROR AW,CL








ROR mem,CL

Rotate right, memory, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, CY \leftarrow LSB of (mem), (mem) \leftarrow (mem) \div 2, MSB of (mem) \leftarrow CY, Temp \leftarrow temp - 1


Rotates the 8- or 16-bit memory location (specified by the first operand) right by the number of bits specified by the CL register. Bytes: 2/3/4 Transfers: 2

Flag operation:

٧	S	Z	AC	Р	CY
U					X

Example:


ROR BYTE_VAR,CL
ROR WORD PTR [IX]2,CL





ROR reg,imm8

Rotate right, register, multibit



temp ← imm8, while temp ≠ 0, repeat operation, CY ← LSB of reg, reg ← reg ÷ 2, MSB of reg ← CY, temp ← temp - 1

Rotates the 8- or 16-bit register (specified by the first operand) right by the number of bits specified by the 8-bit immediate data in the second operand. The register's LSB is shifted to the MSB and the CY flag.

Bytes: 3

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
U					Х

Example:

ROR AL,2

ROR IX,3








ROR mem.imm8

Rotate right, memory, multibit



Bytes: 3/4/5 Transfers: 2 Flag operation:


V	S	Z	AC	Р	CY
U					X

Example:

ROR BYTE_VAR,6 ROR WORD_VAR [IX],7

temp \leftarrow imm8, while temp \neq 0, repeat operation, $CY \leftarrow LSB \text{ of (mem), (mem)} \leftarrow \text{(mem)} \div 2$, temp ← temp - 1


Rotates the 8- or 16-bit memory location addressed by the first operand right by the number of bits specified by the 8-bit immediate data in the second operand. The memory location's LSB is shifted to the MSB as well as to the CY flag.





ROLC reg,1

Rotate left with carry, register, single bit



tmpcy ← CY, CY ← MSB of reg,

Reg \leftarrow reg \times 2 + tmpcy,

MSB of reg = CY: $V \leftarrow 0$

MSB of reg ≠ CY: V ← 1

Rotates the 8- or 16-bit register specified by the first operand left, including the CY flag, by one bit. If the register's MSB changes, the V flag is set. If it stays the same, the V flag is cleared.

Bytes: 2

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
Х					Х

Example:

ROLC


BL,1 **ROLC** IY,1





ROLC mem,1

Rotate left with carry, memory, single bit



tmpcy \leftarrow CY, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \times 2 + tmpcy, MSB of (mem) = CY: V \leftarrow 0

MSB of (mem) = CY: $V \leftarrow 0$ MSB of (mem) \neq CY: $V \leftarrow 1$

Rotates the 8- or 16-bit memory location (addressed by the first operand) left by one bit. The rotation includes the CY flag. If the MSB of the memory location changes, the V flag is set. If it stays the same, the V flag is cleared. Bytes: 2/3/4


Transfers: 2

Flag operation:

V	S	Z	AC	Р	CY
X					Х

Example:


ROLC BYTE_VAR,1
ROLC WORD PTR [IY],1





ROLC reg,CL

Rotate left with carry, register, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, tmpcy \leftarrow CY, CY \leftarrow MSB of reg, reg \leftarrow reg \times 2 + tmpcy, temp \leftarrow temp - 1

Rotates the 8- or 16-bit register (specified by the first operand) left by the number in the CL register. Rotation includes the CY flag.

Bytes: 2

Transfers: None

Flag operation:


٧	S	Z	AC	Р	CY
U					Х

Example:

ROLC

AL,CL

ROLC BW,CL








ROLC mem.CL

Rotate left with carry, memory, variable bit




 $\begin{array}{l} \text{temp} \leftarrow \text{CL, while temp} \neq 0, \\ \text{repeat operation, tmpcy} \leftarrow \text{CY,} \\ \text{CY} \leftarrow \text{MSB of (mem),} \\ \text{(mem)} \leftarrow \text{(mem)} \times 2 + \text{tmpcy,} \\ \text{temp} \leftarrow \text{temp} - 1 \end{array}$

Rotates the 8- or 16-bit memory location (addressed by the first operand) left by the number in the CL register. Rotation includes the CY flag. Bytes: 2/3/4 Transfers: 2 Flag operation:

V	S	Z	AC	Р	CY
X					X

Example:


ROLC BYTE PTR [IY],CL ROLC WORD_VAR,CL





ROLC reg,imm8

Rotate left with carry, register, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, tmpcy \leftarrow CY, CY \leftarrow MSB of reg, reg \leftarrow reg \times 2 + tmpcy, temp \leftarrow temp - 1

Rotates the 8- or 16-bit register (specified by the first operand) left by the number of bits specified by the 8-bit immediate data of the second operand. Rotation includes the CY flag.

Bytes: 3

Transfers: None


Flag operation:

V	S	Z	AC	Р	CY
U					Х

Example:

ROLC BL,3


ROLC AW,14





ROLC mem,imm8

Rotate left with carry, memory, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, tmpcy \leftarrow CY, CY \leftarrow MSB of (mem), (mem) \leftarrow (mem) \times 2 + tmpcy,

temp ← temp − 1

Rotates the 8- or 16-bit memory location (addressed by the first operand) left by the number of bits specified by the 8-bit immediate data of the second operand. Rotation includes the CY flag. Bytes: 3/4/5


Transfers: 2

Flag operation:

	٧	S	Z	AC	Р	CY
-	U					Х

Example:


ROLC BYTE_VAR,3
ROLC WORD_VAR,5





RORC reg,1

Rotate right with carry, register, single bit



tmpcy ← CY, CY ← LSB of reg,

reg ← reg ÷ 2, MSB of reg ← tmpcy,

MSB of reg ≠ bit following MSB of reg: V ← 1,

MSB of reg = bit following MSB of reg: $V \leftarrow 0$

Rotates the 8- or 16-bit register, specified by the first operand, right (including the CY flag) by one bit. If the MSB changes, the V flag is set. If it remains unchanged, the V flag is cleared.

Bytes: 2

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
Х					Х

Example:

RORC BH,1

RORC BP,1








RORC mem.1

Rotate right with carry, memory, single bit



tmpcy ← CY, CY ← LSB of (mem),

 $(mem) \leftarrow (mem) \div 2$, MSB of $(mem) \leftarrow tmpcy$,

MSB of (mem) ≠ bit following MSB of (mem): V ← 1

MSB of (mem) = bit following MSB of (mem): $V \leftarrow 0$

Rotates the 8- or 16-bit memory location (addressed by the first operand) right (including the CY flag) by one bit. If the MSB changes, the V flag is set. If it remains unchanged, the V flag is cleared.

Bytes: 2/3/4

Transfers: 2


Flag operation:

٧	S	Z	AC	Р	CY
Х					Х

Example:

RORC BYTE PTR [BW],1


RORC WORD_VAR [BW] [IX],1





RORC reg,CL

Rotate right with carry, register, variable bit



$$\begin{split} \text{temp} &\leftarrow \text{CL, while temp} \neq 2, \\ \text{repeat operation, tmpcy} &\leftarrow \text{CY,} \\ \text{CY} &\leftarrow \text{LSB of reg, reg} \leftarrow \text{reg} \div 2 \\ \text{MSB of reg} &\leftarrow \text{tmpcy, temp} \leftarrow \text{temp} - 1, \end{split}$$

Rotates the 8- or 16-bit register specified by the first operand right (including the CY flag) by the number in the CL register.

Bytes: 2

Transfers: None


Flag operation:

٧	S	Z	AC	Р	CY
Х					Х

Example:

RORC AL,CL

RORC CW,CL








RORC mem,CL

Rotate right with carry, memory, variable bit



temp \leftarrow CL, while temp \neq 0, repeat operation, tmpcy \leftarrow CY, CY \leftarrow LSB of (mem), reg \leftarrow reg \div 2, MSB of (mem) \leftarrow tmpcy, temp \leftarrow temp - 1

Rotates the 8- or 16-bit memory location specified by the first operand right (including the CY flag) by the number in the CL register.

Bytes: 2/3/4 Transfers: 2


Flag operation:

V	S	Z	AC	P	CY
X					Х

Example:

RORC BYTE_VAR,CL


RORC WORD_VAR [BP],CL





RORC reg,imm8

Rotate right with carry, register, multibit



temp \leftarrow imm8, while temp \neq 0, repeat operation, tmpcy \leftarrow CY, CY \leftarrow LSB of reg, reg \leftarrow reg \div 2, MSB of reg \leftarrow tmpcy, temp \leftarrow temp - 1

Rotates the 8- or 16-bit register specified by the first operand right (including the CY flag) by the number of bits specified by the 8-bit immediate data of the second operand.

Bytes: 3


Transfers: None

Flag operation:

V	S	Z	AC	Р	CY
X					X

Example:


RORC CH,5 RORC BW,10





RORC mem,imm8

Rotate right with carry, memory multibit



 $\begin{array}{l} \text{temp} \leftarrow \text{imm8, while temp} \neq 0, \\ \text{repeat operation, tmpcy} \leftarrow \text{CY,} \\ \text{CY} \leftarrow \text{LSB of (mem), (mem)} \leftarrow \text{(mem)} \div 2, \\ \text{MSB of (mem)} \leftarrow \text{tmpcy, temp} \leftarrow \text{temp} - 1 \end{array}$

Rotates the 8- or 16-bit memory location addressed by the first operand right (including the CY flag) by the number of bits specified by the 8-bit immediate data of the second operand. Bytes: 3/4/5

Transfers: 2


Flag operation:

V	S	Z	AC	Р	CY
U			-		X

Example:

RORC BYTE_VAR,3

RORC WORD PTR [BW],10






SUBROUTINE CONTROL

CALL near-proc

Call, relative, same segment



$$(SP - 1, SP - 2) \leftarrow PC$$

Saves the PC to the stack and loads the 16-bit displacement to the PC. Enables calls to any address within the current segment.

Bytes: 3


Transfers: 1

Flag operation: None

Example: CALL NEAR_PROC

CALL regptr16

Call, register, same segment



$$(SP - 1, SP - 2) \leftarrow PC$$

$$SP \leftarrow SP - 2$$
,

Saves the PC to the stack and loads the value of the 16-bit register specified by the operand to the PC. Enables calls to any address within the current segment.

Bytes: 2

Transfers: 1


Flag operation: None

Example: CALL BX



CALL memptr16

Call, memory, same segment



$$(SP - 1, SP - 2) \leftarrow PC,$$

 $SP \leftarrow SP - 2, PC \leftarrow (memptr16)$

Saves the PC to the stack and loads the contents of the 16-bit memory location addressed by the operand to the PC. Enables calls to any address within the current segment.


Bytes: 2/3/4 Transfers: 2

Flag operation: None

Example: CALL TABLE_ENTRY [IX]

CALL far-proc

Call, direct, external segment



$$(SP - 1, SP - 2) \leftarrow PS,$$

 $(SP - 3, SP - 4) \leftarrow PC,$
 $SP \leftarrow SP - 4,$

PS ← seg, PC ← offset

Saves the PS and PC to the stack. Loads the fourth and fifth bytes of the instruction to the PS and the second and third bytes to the PC. Enables calls to any address in any segment.

Bytes: 5 Transfers: 2


Flag operation: None

Example: CALL FAR_PROC



CALL memptr32

Call, memory, external segment



$$(SP - 1, SP - 2) \leftarrow PS$$

$$(SP - 3, SP - 4) \leftarrow PC$$

SP ← SP - 4,

 $PS \leftarrow (memptr32 + 3, memptr32 + 2),$

PC ← (memptr32 + 1, memptr32)

Saves the PS and PC to the stack. Loads the higher two bytes of the 32-bit memory addressed by the operand to the PS. Loads the lower two bytes to the PC. Enables calls to any address in any segment.


Bytes: 2/3/4 Transfers: 4

Flag operation: None

Example: CALL FAR_TABLE [IY]

RET (no operand)

Return from procedure, same segment



$$PC \leftarrow (SP + 1, SP),$$

 $SP \leftarrow SP + 2$

Used for returning from intrasegment calls. Restores the PC from the stack. The assembler automatically distinguishes this instruction from the other RET instruction with no operand.

Bytes: 1

Transfers: 1


Flag operation: None

Example: RET



RET pop-value

Return from procedure, SP jump, same segment



$$SP \leftarrow SP + 2$$
,

SP ← SP + pop-value


Restores the PC from the stack and adds the 16-bit popvalue specified by the operand. Effective for jumping a desired number of parameters when the parameters saved in the stack become unnecessary to the program. Used for returning from intrasegment calls. The assembler automatically distinguishes this instruction from the other RET pop-value instruction.

Bytes: 3 Transfers: 1

Flag operation: None Example: RET

RET (no operand)

Return from procedure, external segment



$$PC \leftarrow (SP + 1, SP),$$

$$PS \leftarrow (SP + 3, SP + 2),$$

$$SP \leftarrow SP + 4$$

Restores the PC and PS from the stack. Used for returning from intersegment calls. The assembler automatically distinguishes this instruction from the RET instruction without an operand.

Bytes: 1 Transfers: 2


Flag operation: None

Example: RET



RET pop-value

Return from procedure, SP jump, intersegment



PC
$$\leftarrow$$
 (SP + 1, SP),
PS \leftarrow (SP + 3, SP + 2),
SP \leftarrow SP + 4,
SP \leftarrow SP + pop-value

Restores the PC and PS from the stack and adds the 16-bit pop-value specified by the operand to the SP. This command is effective for jumping the SP value when the parameters saved in the stack subsequently become unnecessary to the program. Used for returning from intersegment calls. The assembler automatically distinguishes this instruction from the other RET pop-value instruction.

Bytes: 3

Transfers: 2


Flag operation: None

Example: RET

STACK OPERATION

PUSH mem16

Push, 16-bit memory



$$(SP - 1, SP - 2) \leftarrow (mem16),$$

SP ← SP - 2

Saves the contents of the 16-bit memory location addressed by the operand to the stack.

Bytes: 2/3/4 Transfers: 2


Flag operation: None

Example: PUSH DATA [IX]



PUSH reg16

Push, 16-bit register



$$(SP - 1, SP - 2) \leftarrow reg16,$$

Saves the 16-bit register specified by the operand to the stack.


Bytes: 1

Transfers: 1

Flag operation: None Example: PUSH IY

PUSH sreg

Push, segment register



$$(SP - 1, SP - 2) \leftarrow sreg,$$

Saves the segment register specified by the operand to the stack.

Bytes: 1


Transfers: 1

Flag operation: None Example: PUSH PS



PUSH PSW

Push, program status word



$$(SP - 1, SP - 2) \leftarrow PSW,$$

 $SP \leftarrow SP - 2$

Saves the PSW to the stack.

Bytes: 1 Transfers: 1

Flag operation: None

Example: PUSH PSW

PUSH R

Push, register set

7							0	
0	1	1	0	0	0	С	0	

temp ← SP,

 $(SP - 1, SP - 2) \leftarrow AW$

 $(SP - 3, SP - 4) \leftarrow CW$

 $(SP - 5, SP - 6) \leftarrow DW$

 $(SP - 7, SP - 8) \leftarrow BW$

 $(SP - 9, SP - 10) \leftarrow temp,$

 $(SP - 11, SP - 12) \leftarrow BP$

 $(SP - 13, SP - 14) \leftarrow IX,$

 $(SP - 15, SP - 16) \leftarrow IY$

SP ← SP − 16

Saves eight 16-bit registers (AW, BW, CW, DW, SP, BP, IX, and IY) to the stack.

Bytes: 1


Transfers: 8

Flag operation: None Example: PUSH R



PUSH imm8

Push, 8-bit immediate data, sign expansion



$$(SP - 1, SP - 2) \leftarrow Sign expansion of imm8, SP \leftarrow SP - 2$$

Expands the sign of the 8-bit immediate data specified by the operand. Saves the data as 16-bit data to the stack addressed by the SP.

Bytes: 2

Transfers: 1


Flag operation: None

Example:

PUSH 5 PUSH -1

PUSH imm16

Push, 16-bit immediate data



$$(SP - 1, SP - 2) \leftarrow imm16,$$

 $SP \leftarrow SP - 2$

Saves the 16-bit immediate data described by the operand to the stack addressed by the SP.

Bytes: 3 Transfers: 1


Flag operation: None

Example: PUSH 1234H



POP mem 16

Pop, 16-bit memory



$$(mem16) \leftarrow (SP + 1, SP),$$

 $SP \leftarrow SP + 2$


Transfers the contents of the stack to the 16-bit memory location addressed by the operand.

Bytes: 2/3/4 Transfers: 2

Flag operation: None
Example: POP DATA

POP reg16

Pop, 16-bit register



reg16
$$\leftarrow$$
 (SP + 1, SP), SP \leftarrow SP + 2

Transfers the contents of the stack to the 16-bit register specified by the operand.

Bytes: 1

Transfers: 1

Flag operation: None Example: POP BP

14.152



POP sreg

Pop, segment register



sreg
$$\leftarrow$$
 (SP + 1, SP), SP \leftarrow SP + 2

Transfers the contents of the stack to the segment register (except PS) specified by the operand. External interrupts NMI and INT, and single-step breaks will not be acknowledged between this instruction and the next.

Bytes: 1


Transfers: 1

Flag operation: None

Example: POP DS1

POP PSW

Pop, program status word



$$PSW \leftarrow (SP + 1, SP), SP \leftarrow SP + 2$$

Transfers the contents of the stack to the PSW.

Bytes: 1

Transfers: 1

Flag operation:

MD*	٧	DIR	ΙE	BRK	S	Z
R	R	R	R	R	R	R

 ,		
AC	Р	CY
R	R	R


*The Mode flag (MD) can only be modified by POP PSW during Native mode calls from 8080 Emulation mode; i.e. between the execution of BRKEM and RETEM instructions. In Native mode outside of Emulation mode, the MD flag will remain set to 1 regardless of the contents of the stack. Do not alter the MD flag during Native mode calls from Emulation mode, or during Native mode interrupt service routines which may be executed by interrupting Emulation mode execution.

Example: POP PSW



POP R

Pop, register set



$$IY \leftarrow (SP + 1, SP),$$

 $IX \leftarrow (SP + 3, SP + 2),$
 $BP \leftarrow (SP + 5, SP + 4),$
 $BW \leftarrow (SP + 9, SP + 8),$
 $DW \leftarrow (SP + 11, SP + 10),$
 $CW \leftarrow (SP + 13, SP + 12),$
 $AW \leftarrow (SP + 15, SP + 14),$

Restores the contents of the stack to the following 16-bit registers: AW, BW, CW, DW, BP SP, IX, and IY.

Bytes: 1

Transfers: 7


SP ← SP + 16

Flag operation: None

Example: POP R

PREPARE imm16.imm8

Prepare new stack frame



$$SP \leftarrow SP - 2$$
,
temp $\leftarrow SP$,
When imm8 > 0 , repeat these operations "imm8 $- 1$ "
times:
 $(SP - 1, SP - 2 \leftarrow (BP - 1, BP - 2)$

$$SP \leftarrow SP - 2$$
 (*1, see notes)
 $BP \leftarrow BP - 2$
and perform these operations:

 $(SP - 1, SP - 2) \leftarrow \text{temp}$ $SP \leftarrow SP - 2 (*2, \text{see notes})$

Then perform these operations:

 $(SP - 1, SP - 2) \leftarrow BP$

Notes: When imm8=1, *1 is not performed, When imm8=0, *1 and *2 are not performed.

Used to generate "stack frames" required by the block structures of high-level languages such as Pascal and Ada. The stack frame includes a local variable area as well as pointers. These frame pointers point to other frames containing variables that can be referenced from the current procedure.

The first operand (16-bit immediate data) specifies (in bytes) the size of the local variable area. The second operand (8-bit immediate data) specifies the depth (or lexical level) of the procedure block. The frame base address generated by this instruction is set in the BP base pointer.

First the old BP value is saved to the stack so that BP of the calling procedure can be restored when the called procedure terminates. The frame pointer (BP value saved to the stack) that indicates the range of variables that can be referenced by the called procedure is placed on the stack. This range is always a value one less than the lexical level of the procedure. If the lexical level of a procedure is greater than one, the pointers of that procedure will also be saved on the stack. This enables the frame pointer of the calling procedure to be copied when frame pointer copy is performed within the called procedure.



Next, the new frame pointer value is set in the BP and the area for local variables used by the procedure is reserved in the stack. In other words, SP is decremented only for the amount of stack memory required by the local variables.

Bytes: 4

Transfers:

When imm8 = 0: none

When imm8 > 1: 1 + 2(imm8-1)

Flag operation: None

Example: PREPARE 10, 3

DISPOSE (no operand)

Dispose a stack frame

SP ← BP,

 $BP \leftarrow (SP + 1, SP),$

SP ← SP + 2

Releases the last stack frame generated by the PREPARE instruction. A value that points to the preceding frame is loaded in the BP and the bottom of the frame value is loaded in SP.

Bytes: 1

Transfers: 1


Flag operation: None Example: DISPOSE



BRANCH

BR-near-label

Branch Relative, Same Segment BR near-label



Loads the current PC value plus a 16-bit displacement value to the PC. If the branch address is in the current segment, the assembler automatically generates this instruction.


Bytes: 3

Transfers: None

Flag operation: None Example: BR LABEL1

BR short-label

Branch short relative, same segment



Loads the current PC value plus an 8-bit (actually, signextended 16-bit) displacement value to the PC. When the branch address is in the current segment and within ±127 bytes of the instruction, the assembler automatically generates this instruction.

Bytes: 2

Transfers: None


Flag operation: None

Example: BR SHORT_LABEL



BR regptr16

Branch register, same segment



PC ← regptr16

Loads the contents of the 16-bit register specified by the operand to the PC. This instruction can branch to any address in the current segment.

Bytes: 2


Transfers: None

Flag operation: None

Example: BR BX

BR memptr16

Branch memory, same segment



PC ← (memptr16)

Loads the contents of the 16-bit memory location addressed by the operand to the PC. This instruction can branch to any address in the current segment.

Bytes: 2/3/4 Transfers: 1


Flag operation: None

Example: BR TABLE [IX]



BR far-label

Branch direct, external segment



PC ← offset, PS ← seg

Loads the 16-bit offset data (second and third bytes of the instruction) to the PC and the 16-bit segment data (fourth and fifth bytes) to the PS. This instruction can branch to any address in any segment.

Bytes: 5


Transfers: None

Flag operation: None

Example: BR FAR_LABEL

BR memptr32

Branch memory, external segment



 $PS \leftarrow (memptr32 + 3, memptr32 + 2)$ $PC \leftarrow (memptr32 + 1, memptr32)$

Loads the upper two bytes and lower two bytes of the 32-bit memory addressed by the operand to the PS and PC, respectively. This instruction can branch to any address in any segment.

Bytes: 2/3/4 Transfers: 2

Flag operation: None


Example: BR FAR_SEGMENT [IY]



CONDITIONAL BRANCH

BV short-label

Branch if overflow



When V = 1, $PC \leftarrow PC + ext-disp8$

When the V flag is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2


Transfers: None

Flag operation: None

Example: BV OVERFLOW_ERROR

BNV short-label

Branch if not overflow



When V = 0, $PC \leftarrow PC + ext-disp8$

When the V flag is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example: BNV NO_ERROR



BC short-label

Branch if carry/lower



When
$$CY = 1$$
, $PC \leftarrow PC + ext-disp8$

When the CY flag is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example:

BC CARRY_SET BL LESS_THAN

BNC short-label BNL short-label

Branch if not carry/not lower



When
$$CY = 0$$
, $PC \leftarrow PC + ext-disp8$

When the CY flag is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None
Flag operation: None

Example:


BNC CARRY_CLEAR

BNL GREATER_OR_EQUAL



BE short-label BZ short-label

Branch if equal/zero



When
$$Z = 1$$
, $PC \leftarrow PC + ext-disp8$

When the Z flag is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2


Transfers: None

Flag operation: None

Example:

BE EQUALITY BZ ZERO BNE short-label BNZ short-label

Branch if not equal/not zero



When Z = 0, $PC \leftarrow PC + ext-disp8$

When the Z flag is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None

Flag operation: None


Example:

BNE NOT_EQUAL BNZ NOT_ZERO



BNH short-label

Branch if not higher



When CY OR Z = 1, PC ← PC + ext-disp8

When the logical sum of the CY and Z flags is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2


Transfers: None

Flag operation: None

Example: BNH NOT_HIGHER

BH short-label

Branch if higher



When CY OR Z = 0, PC \leftarrow PC + ext-disp8

When the logical sum of the CY and Z flags is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example: BH HIGHER



BN short-label

Branch if negative



When
$$S = 1$$
, $PC \leftarrow PC + ext-disp8$

When the S flag is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.


Bytes: 2

Transfers: None Flag operation: None

Example: BN NEGATIVE

BP short-label

Branch if positive



When the S flag is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example: BP POSITIVE



BPE short-label

Branch if parity even



When P = 1, $PC \leftarrow PC + ext-disp8$

When the P flag is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) dispacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2


Transfers: None

Flag operation: None

Example: BPE PARITY_EVEN

BPO short-label

Branch if parity odd



When P = 0, $PC \leftarrow PC + ext-disp8$

When the P flag is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example: BPO PARITY_ODD



BLT short-label

Branch if less than



When S XOR V = 1, PC ← PC + ext-disp8

When the exclusive OR of the S and V flags is 1, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment. When the conditions are unsatisfied, proceeds to the next instruction.

Bytes: 2


Transfers: None

Flag operation: None

Example: BLT LESS_THAN

BGE short-label

Branch if greater than or equal



When S XOR V = 0, PC \leftarrow PC + ext-disp8

When the Exclusive OR of the S and V flags is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment. When the conditions are unsatisfied, proceeds to the next instruction.

Bytes: 2


Transfers: None
Flag operation: None

Example: BGE GREATER_OR_EQUAL



BLE short-label

Branch if less than or equal



When (S XOR V) OR Z = 1, PC \leftarrow PC + ext-disp8

When the Exclusive OR of the S and V flags and the logical sum of that result and the Z flag is 1, loads the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ±127 bytes of the instruction in the current segment. When the conditions are unsatisfied, proceeds to the next instruction.

Bytes: 2


Transfers: None

Flag operation: None:

Example: BLE LESS_OR_EQUAL

BGT short-label

Branch if greater than



When (S XOR V) OR Z = 0, PC \leftarrow PC + ext-disp8

When the exclusive OR of the S and V flags and the logical sum of that result and the Z flag is 0, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ±127 bytes of the instruction in the current segment. When the conditions are unsatisfied, proceeds to the next instruction.

Bytes: 2

Transfers: None

Flag operation: None

Example: BGT GREATER



DBNZNE short-label

Decrement and branch if not zero and not equal

<u> </u>							
1	1	1	0	0	0	0	0
			di	sp8		7	

CW ← CW - 1

When CW \neq 0 and Z = 0, PC \leftarrow PC + ext-disp8

When the 16-bit register CW is decremented (-1), the resultant CW value is not 0, and the Z flag is cleared, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None

Flag operation: None:

Example: PBNZNE LOOP_AGAIN

DBNZE short-label

Decrement and branch if not zero and equal



 $CW \leftarrow CW - 1$

When $CW \neq 0$ and Z = 1, $PC \leftarrow PC + ext-disp8$

When the 16-bit register CW is decremented (-1), the CW is not zero, and the Z flag is set, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ±127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example: DBNZE LOOP_AGAIN



DBNZ short-label

Decrement and branch if not zero



When CW \neq 0, PC \leftarrow PC + ext-disp8

When the 16-bit register CW is decremented (-1) and the CW value is not zero, load the current PC value plus the 8-bit (actually, sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2


Transfers: None

Flag operation: None

Example: DBNZ LOOP_AGAIN

BCWZ short-label

Branch if CW equals zero



If CW = 0, $PC \leftarrow PC + ext-disp8$

When the 16-bit register CW is 0, load the current PC value plus the 8-bit (actually sign-extended 16-bit) displacement value to the PC. This instruction can branch to any address within ± 127 bytes of the instruction in the current segment.

Bytes: 2

Transfers: None


Flag operation: None

Example: BCWZ CW_ZERO



BTCLR mem 8, imm 3, short-label

Bit test and if true then clear and branch else no operation



When the condition of the bit of the special function register is 1, execution of BTCLR can be used to reset that bit (0) and branch to the short label described in the operand.

Bytes: 5


Transfers: None Flag operation: None

Example: BTCLR 9CH, 7, TIMER_INT

BREAK

BRK 3

Break, vector 3



$$(SP - 1, SP - 2) \leftarrow PSW$$

 $(SP - 3, SP - 4) \leftarrow PS$
 $(SP - 5, SP - 6) \leftarrow PC$
 $SP \leftarrow SP - 6$
 $IE \leftarrow 0$
 $BRK \leftarrow 0$
 $PC \leftarrow (13, 12)$

Saves the PSW, PS, and PC to the stack and resets the IE and BRK flags to 0. Then loads the lower two bytes and higher two bytes, of vector 3 of the interrupt vector table to the PC and PS, respectively.

Bytes: 1 Transfers: 5 Flag operation:


PS ← (15, 14)

IE	BRK	
0	0	

Example: BRK 3

BRK imm8 (≠3)

Break, immediate data



$$(SP - 1, SP - 2) \leftarrow PSW$$

 $(SP - 3, SP - 4) \leftarrow PS$
 $(SP - 5, SP - 6) \leftarrow PC$
 $SP \leftarrow SP - 6$
 $IE \leftarrow 0$
 $BRK \leftarrow 0$
 $PC \leftarrow (imm8 \times 4 + 1, imm8 \times 4)$
 $PS \leftarrow (imm8 \times 4 + 3, imm8 \times 4 + 2)$

Saves the PSW, PS, and PC to the stack and resets the IE and BRK flags to 0. Then loads the lower two bytes and upper two bytes of the interrupt vector table (4 bytes) specified by the 8-bit immediate data to the PC and PS, respectively.

Bytes: 1 Transfers: 5 Flag operation:

IE	BRK		
0	0		

Example: BRK 10H ;PC = (40H,41H), ;PS = (42H,43H)



BRKV (no operand)

Break if overflow

7							0
1	1	0	0	1	1	1	0

When V = 1,

$$(SP - 1, SP - 2) \leftarrow PSW$$

$$(SP - 3, SP - 4) \leftarrow PS$$

$$(SP - 5, SP - 6) \leftarrow PC$$

IE ← 0

BRK ← 0

PC ← (011H, 010H)

PS ← (013H, 012H)

When the V flag is set, saves the PSW, PS, and PC to the stack and resets the IE and BRK flags to 0. Then loads the lower two bytes and upper two bytes of vector 4 of the interrupt vector table to the PC and PS, respectively. When the V flag is reset, proceeds to the next instruction.

Bytes: 1

Transfers: 5

Flag operation:

ΙE	BRK	
0	0	

Example: BRKV

RETI (no operand)

Return from interrupt



 $PC \leftarrow (SP + 1, SP)$

 $PS \leftarrow (SP + 3, SP + 2)$

 $PSW \leftarrow (SP + 5, SP + 4)$

 $SP \leftarrow SP + 6$

Restores the contents of the stack to the PC, PS, and PSW. Used for return from interrupt processing.

Bytes: 1 Transfers: 3

Flag operation:

٧	DIR	ΙE	BRK	S	Z
R	R	R	R	R	R


AC	P	CY		
R	R	R*		

Example: RETI



RETRBI (no operand)

Return from Register Bank interrupt



PC ← Save PC PSW ← Save PSW

Return instruction for register bank interrupt. This is used when returning from the interrupt processing routine which has used register bank switching function. It can not be used for return from vector interrupt.


Bytes: 2 Transfers: 2 Flag operation:

٧	DIR	IE	BRK	S	Z	
R	R	R	R	R	R	
AC	Р	CY				
R	R	R		-		

Example: RETRBI

FINT (no operand)

Finish of interrupt



Indicates to the CPU that interrupt processing for interrupt controller is completed. For all interrupts exclusive of NMI, INTR and software interrupt, it is necessary to execute before the return instruction from interrupt. It cannot be used for NMI, INTR and software interrupt.

Bytes: 2


Transfers: None
Flag operation: None

Example: FINT



CHKIND reg16,mem32

Check index



When (mem32) > reg16 or (mem32 + 2) < reg16

$$(SP - 3, SP - 4) \leftarrow PS$$

$$(SP - 5, SP - 6) \leftarrow PC$$

PC ← (21, 20)

Used to check whether the index value in reg16 is within the defined array bounds. Initiates a BRK 5 when the index does not satisfy the condition. The definition region should be set beforehand in the two words (first word for the lower limit and second word for the upper limit) of memory.

Transfers:

When interrupt condition is fulfilled: 7
When interrupt condition is not fulfilled: 2

Flag operation:

When interrupt condition is fulfilled:

ΙE	BRK	
0	0	

Example:

When interrupt condition is not fulfilled: None:


Example:

MOV	IX,23
CHKIND	IX,BOUNDS1
1101/	DIMINA

MOV BW,87
CHKIND BW,BOUNDS2 ;causes
:BRK 5

:OK

BOUNDS1 DW 5,37 BOUNDS2 DW 2,80






CPU CONTROL

HALT (no operand)

Halt



Sets the halt state. The halt state is released by the RESET, NMI, or INT input.


Bytes: 1

Transfers: None
Flag operation: None

Example: HALT

POLL (no operand)

Poll and wait



Keeps the CPU in the idle state until the POLL pin becomes an active low level.

Bytes: 1

Transfers: None
Flag operation: None

Example: POLL



STOP (no operand)

Stop

7							0
0	0	0	0	.1	1	1	1
1	0	0	1	1	- 1	1	0

Initiates Stop mode. The stop mode is released by RESET or $\ensuremath{\mathsf{NMI}}$

Bytes: 2

Transfers: None


Flag operation: None

Example: STOP



DI (no operand)

Disable interrupt



Resets the IE flag and disables the external maskable interrupt input (INT). Does not disable the external non-maskable interrupt input (NMI) or software interrupt instructions.

Bytes: 1

Transfers: None


Flag operation:

ΙE			
0			

Example: DI

El (no operand)

Enable interrupt



El ← 1

Sets the El flag and enables the external maskable interrupt input (INT). The system does not enter the interruptenable state until executing the instruction immediately after El.

Bytes: 1

Transfers: None

Flag operation:




Example: El



BUSLOCK (no operand)

Bus lock prefix



In the large-scale mode (S/LG = 0)

Outputs the buslock signal (BUSLOCK) while the instruction immediately after the BUSLOCK instruction is being executed. When BUSLOCK is used for a block operation instruction with a repeat prefix, the BUSLOCK signal is kept at an active low level until the end of the block operation instruction.

Hold request is inhibited when BUSLOCK is active. The BUSLOCK instruction is effective when you do not want to acknowledge a hold request during block operations.

In small-scale mode (S/LG = 1)

The BUSLOCK signal is not an output. However, the BUSLOCK instruction can be used to delay a hold acknowledge response to a hold request until execution of the locked instruction is completed.

Bytes: 1


Transfers: None

Flag operation: None

Example: BUSLOCK REP MOVBKB

FPO1 fp-op

Floating point operation 1, register




instruction not executed, interrupt takes place



FPO1 fp-op,mem

Floating point operation 1, memory




Data bus ← (mem)

instruction not executed, interrupt takes place

FPO2 fp-op

Floating point operation 2, register




instruction not executed, interrupt takes place



FPO2 fp-op, mem

Floating point operation 2, memory



Data bus ← (mem)

instruction not executed, interrupt takes place

NOP (no operand)

No operation

7							0
1	0	0	1	0	0	0	0

Causes the processor to do nothing for three clocks.

Bytes: 1

Transfers: None

Flag operation: None

Example: NOP



SEGMENT OVERRIDE PREFIXES

When appended to the operand, specifies the segment register to be used for access of a memory operand expecting segment override.

You can define the segment override by assembler directive "ASSUME" without describing the segment override prefix directly (see Assembler Operating Manual).

Bytes: 1

Transfers: None Flag operation: None

Example:

MOV IX,DS1:[IY]

REP MOVBKB DEST_BLK,SS:SRC_BLK



OVERVIEW OF INSTRUCTIONS (ALPHABETIC ORDER)

μPD70320/322



Instruction		Page	Instruction		Page
ADD	reg,reg	14.31	CALL	near-proc	14.144
	mem,reg	14.32		regptr16	14.144
	reg,mem	14.32		memptr16	14.145
	reg,imm	14.33		far-proc	14.145
	mem,imm	14.33		memptr32	14.146
	acc,imm	14.34	CHKIND	reg16,mem32	
ADDC	•	14.34	CLR1	-	14.173 14.92
ADDC	reg,reg	14.35	OLITI	reg8,CL	
	mem,reg			mem8,CL	14.92
	reg,mem	14.35		reg16,CL	14.93
	reg,imm	14.36		mem16,CL	14.93
	mem,imm	14.36		reg8,imm3	14.94
	acc,imm	14.37		mem8,imm3	14.94
ADD4S	•••••	14.44		reg16,imm4	14.95
ADJBA		14.63		mem16,imm4	14.95
ADJBS		14.64		CY	14.96
ADJ4A		14.63		DIR	14.96
ADJ4S		14.64	CMP	reg,reg	14.67
AND	reg,reg	14.74		mem,reg	14.67
	mem,reg	14.75		reg,mem	14.68
	reg,mem	14.75		reg,imm	14.68
	reg,imm	14.76		mem,imm	14.69
	mem.imm			acc,imm	14.69
	acc,imm	14.77	CMPBK		14.19
BC	short-label	14.160	CMPBKB	***************************************	14.19
BCWZ	"	14.168	CMPBKW		14.19
BE	"	14.161	CMP4S	***************************************	14.46
BGE	"	14.165	CMPM		14.20
BGT	"	14.166	CMPMB		14.20
BH	<i>n</i>	14.162	CMPMW		14.20
BL	"	14.160	CVTBD		14.65
BLE	<i>n</i>	14.166	CVTBW		14.66
BLT	"	14.165	CVTDB		14.65
BN	и	14.163	CVTWL		14.66
BNC	short-label	14.160	DBNZ	short-label	14.168
BNE	<i>n</i>	14.161	DBNZE	п	14.167
BNH	"	14.162	DBNZNE	н	14.167
BNL	"	14.160	DEC	reg8	14.50
BNV	"	14.159		mem	14.51
BNZ	"	14.161		req16	14.51
BP	"	14.163	DI .		14.176
BPE	"	14.164	DISPOSE		14.155
BPO	"	14.164	DIV	reg8	14.60
BR	near-label	14.156	2.,	mem8	14.60
Dit	short-label	14.156		reg16	14.61
	regptr16	14.156		mem16	14.62
	memptr16		DIVU	reg8	14.58
	far-label	14.157		mem8	14.58
	memptr32	14.158 14.158		reg16	14.59
BRK	3			mem16	14.59
_,,,,	imm8	14.170 14.170	DS0:		14,180
BRKV		14.170	DS1:		14.180
BTCLR	mem8, imm3, Short-label	14.171	EI		14.176
BUSLOCK		14.177	EXT	reg8, reg8	14.25
BV	short-label	14.159		reg8,imm4	14.26
BZ	"	14.161	FINT		14.172
		. 4.101			



Instruction		Page	Instruction		Page
FPO1	fp-op	14.177	NOT1	reg8,CL	14.87
	fp-op,mem	14.178		mem8,CL	14.88
FPO2	fp-op	14.178		reg16,CL	14.88
1102	fp-op,mem	14.179		mem16,CL	14.89
HALT	ip op,mem	14.174		reg8.imm3	14.89
IN	acc.imm8	14.27		mem8,imm3	14.90
IIN	acc,DW	14.27		reg16,imm4	14.90
INC	reg8	14.49		mem16.imm4	14.91
INC	mem	14.49		CY	14.91
	reg16	14.50	OR	reg,reg	14.77
INM	dst-block,DW	14.30	011	mem,reg	14.78
INS	reg8, reg8	14.23		reg,mem	14.78
IINO	reg8,imm4	14.24		reg,imm	14.79
LDEA	•	14.13		mem,imm	14.79
LDEA	reg16,mem16src-block	14.13		acc.imm	14.80
LDM		14.21	OUT	imm8.acc	14.28
LDMB			001	DW,acc	14.28
LDMW		14.21	OUTM	DW,src-block	14.20
MOV	reg,reg		OUTM	· · · · · · · · · · · · · · · · · · ·	14.31
	mem,reg		POLL	10	
	reg,mem		POP	mem16	14.152
	mem,imm			reg16	14.152
	reg,imm			sreg	14.153
	acc,dmem			PSW	14.153
	dmem,acc			R	14.154
	sreg,reg16		PREPARE	imm16,imm8	14.154
	sreg,mem16		PS:		14.180
	reg16,sreg	. 14.10	PUSH	imm8	14.151
	mem16,sreg			imm16	14.151
	DS0,reg16,mem32			mem16	14.148
	DS1,reg16,mem32			reg16	14.149
	AH,PSW	14.12		sreg	14.149
	PSW,AH			PSW	14.150
MOVBK	dist-block,src-block			R	14.150
MOVBKB		14.18	REP		14.17
MOVBKW		14.18	REPC		14.16
MUL	reg8	14.54	REPE		14.17
	mem8	14.54	REPNC		14.16
	reg16	14.55	REPNE		14.17
	mem16	14.55	REPNZ		14.17
	reg16,reg16,imm8	14.56	REPZ		14.17
	reg16,mem16,imm8		RET		14.146
	reg16,reg16,imm16			pop-value	14.147
	reg16,mem16,imm16		RETRBI		14.172
MULU	reg8		RETI		14.171
	mem8		ROL	reg,1	14.120
	reg16	4450		mem,1	14.121
	mem16			reg,CL	14.122
NEG	reg			mem,CL	14.123
	mem			reg,imm8	14.124
NOP		4 4 4 7 0		mem,imm8	14.125
NOT	reg			•	
	mem				



Instruction		Page	Instruction		Page
ROLC	reg,1	14.132	SS:	• • • • • • • • • • • • • • • • • • • •	14.180
11020	mem,1	14.133	STM	dst-block	14.22
	reg,CL	14.134	STMB	dat-block	14.22
	•	14.135	STMW		14.22
	mem,CL	14.136			
	reg,imm8		STOP		
DOI 4	mem,imm8	14.137	SUB	reg,reg	14.37
ROL4	mem8	14.47		mem,reg	14.38
505	reg8	14.47		reg,mem	14.38
ROR	reg,1	14.126		reg,imm	14.39
	mem,1	14.127		mem,imm	14.39
	reg,CL	14.128		acc,imm	14.40
	mem,CL	14.129	SUBC	reg,reg	14.40
	reg,imm8	14.130		mem,reg	14.41
	mem,imm8	14.131		reg,mem	14.41
RORC	reg,1	14.138		reg,imm	14.42
	mem,1	14.139		mem,imm	14.42
	reg,CL	14.140		acc,imm	14.43
	mem,CL	14.141	SUB4S		14.45
	reg,imm8	14.142	TEST	reg,reg	14.72
	mem,imm8	14.143		mem,req	14.72
ROR4	reg8	14.48		reg,imm	14.73
	mem8			mem,imm	14.73
SET1	reg8,CL	14.97		acc,imm	14.74
	mem8,CL		TEST1	reg8,CL	14.83
	reg16,CL			mem8,CL	14.84
	mem16,CL			reg16,CL	14.84
	reg8,imm3			mem16,CL	14.85
	mem8,imm3			reg8,imm3	14.85
	reg16,imm4			mem8,imm3	14.86
	mem16,imm4			reg16,imm4	14.86
	CY			mem16,imm4	14.87
	DIR	14.101	TRANS	src-table	14.14
SHL	reg,1	14.102	TRANSB	3.0 (4.0.0)	14.14
0.7-	mem,1	14.103	XCH	reg,reg	14.14
	reg,CL	14.104	7011	mem,reg	14.15
	mem,CL	14.105		AW,reg16	14.15
	reg,imm8	14.106	XOR	reg,reg	
	mem,imm8	14.107	AUN .	<u> </u>	14.80
SHR	reg,1	14.107		mem,reg	14.81
31111	mem,1	14.108		reg,mem	14.81
	reg,CL	14.109		reg,imm	14.82
	mem,CL			mem,imm	14.82
	reg,imm8	14.111		acc,imm	14.83
	mem,imm8	14.112			
SHRA		14.113			
SHIP	reg,1mem,1	14.114			
		14.115			
	reg,CL	14.116			
	mem,CL	14.117			
	reg,imm8	14.118			
	mem,imm8	14.119			



INSTRUCTION EXECUTION TIMES



	able		2	2 W	2 W		>			- 2 W		က	4 W	4 W			2			+ 4 W	THE RESERVE THE PERSON NAMED IN COLUMN 2 I
Word	RAM disable	2	EA + 2	EA + 8 + 2 W	EA + 5 + 2 W	9	11 + 2 W	5	4	EA + 10 + 2 W	3	EA + 3	EA + 19 + 4 W	EA + 19 + 4 W	1.	1	EA + 2	1	က	EA + 10 + 4 W	
Wc	RAM enable	2	EA + 6 + 2 W	EA + 8 + 2 W	EA + 5 + 2 W	9	11+2W	9+2W	4	EA + 10 + 2 W	3	EA + 7 + 2 W	EA + 19 + 4 W	EA + 19 + 4 W	ł		EA + 2		3	EA + 14 + 4 W	The same is not the same of th
92	RAM disable	2	EA + 2	EA + 6 + W	EA + 5 + W	က	M+6	2 + W			The state of the s	•		1	2	8		10 + W	3	EA + 8 + 2 W	
Byte	RAM enable	2	EA + 4 + W	EA + 6 + W	EA + 5 + W	5	M + 6	V + 7			-	1	Lane	Communication of the Communica	2	3		10 + W	3	EA + 10 + 2 W	The same of the sa
no. of	pytes	2	2-4	2-4	3-6	2-3	6	8	2	2-4	2	2-4	2-4	2-4	-	-	2-4	-	2	2-4	-
n code	76543210	1 1 reg reg	mod reg mem	mod reg mem	mod 0 0 0 mem				1 1 0 sreg reg	mod 0 sreg mem	1 1 0 sreg reg	mod 0 sreg mem	mod reg mem	mod reg mem		THE RESERVE THE PROPERTY OF TH	mod reg mem	A Thirties of the control of the con	1 1 reg reg	mod reg mem	
operation code	76543210	100010W	1000100W	1000101W	1100011W	1 0 11 W reg	1010000W	1010001W	10001110	10001110	10001100	10001100	11000101	11000100	10011111	10011110	10001101	11010111	1000011W	1000011W	
	operand	reg, reg	mem, reg	reg, mem	mem, imm	reg, imm	acc, dmem	dmem, acc	sreg, reg 16	sreg, mem 16	reg 16, sreg	mem 16, sreg	DS0, reg 16 mem 32	DS1, reg 16 mem 32	AH, PSW	PSW, AH	reg 16, mem 16	src-table	reg, reg	mem, reg	6.
	memonic	MOV	Q													LDEA	TRANS	ХСН			



mnemonic	operand	operatio	operation code	no. of	6	Byte	W	Word
		76543210	76543210	pytes	RAM enable	RAM disable	RAM enable	RAM disable
		01100101		-	2	8	7	7
REPINC		01100100		-	2	2	2	2
		11110011		-	2	2	2	2
REPNE		11110010		-	2	2	2	2
REPNZ								
MOVBK	dst-block,	1010010W		-	20 + 2 W	16 + 1 W	24 + 4 W	20 + 2 W
	src-block				16 + (16 + 2 W) n	16 + (12 + 1 W) n	16 + (20 + 4 W) n	16 + (12 + 2 W) n
CMPBK	src-block,	1010011W		-	23 + 2 W	19 + 2 W	27 + 4 W	21 + 4 W
	dst-block			-	(rep.) 16 + (21 + 2 W) n	16 + (21 + 2 W) n	16 + (25 + 2 W) n	16 + (25 + 2 W) n
CMPM	dst-block	1010111W		-	, 17 + W	17 + W	19 + 2 W	19 + 2 W
					(rep.) 16 + (15 + W) n	16 + (15 + W) n	16 + (17 + W) n	16 + (17 + W) n
	src-block	1010110W		-	12 + W	12 + W	14 + 2 W	14 + 2 W
					(rep.) 16 + (10 + W) n	16 + (10 + W) n	16 + (12 + 2 W) n	16 + (12 + 2 W) n
	dst-block	1010101W		-	12 + W	10	14 + 2 W	10
					16 + (8 + W) n	16 + (6 + W) n	16 + (10 + 2 W) n	16 + (6 + 2 W) n



g	RAM disable									16 + 2 W	15 + 2 W	10 + 2 W	9+2W	17 + 4 W	18 + (11 + 4 W) n	17 + 4 W	18 + (11 + 4 W) n
Word	RAM enable		100000000000000000000000000000000000000							16 + 2 W	15 + 2 W	10 + 2 W	9+2W	21 + 4 W	18 + (15 + 4 W) n	21 + 4 W	18 + (15 + 4 W) n
Ð	RAM disable				1,171,179,197,197			;		14 + W	13 + W	10 + W	M + 6	17 + 2 W	18 + (11 + 2 W) n	17 + 2 W	18 + (11 + 2 W) n
Byte	RAM enable									14 + W	13 + W	10 + W	M+6	19 + 2 W	(rep.) 18 + (13 + 2 W) n	19 + 2 W	(rep.) 18 + (13 + 2 W) n
no. of	bytes	ဗ		4		က		4		2	-	2	-	-		-	
n code	76543210	00110001		00111001		00110011		00111011									
operation code	76543210	00001111	1 1 reg reg	00001111	1 1 0 0 0 reg	00001111	1 1 reg reg	00001111	1 1 0 0 0 reg	1110010W	1110110W	1110011W	1110111W	0110110W		0110111W	
-	operand	reg 8, reg 8		reg 8, imm 4		reg 8, reg 8	A en	reg 8, imm 4	-	acc, imm 8	acc, DW	imm 8, acc	DW, acc	dst-block,	DW	DW,	src-block
	mnemonic	INS		1		EXT				Z	-	OUT		ΣN		OUTM	
i di	group		suo	tructi	r ins	əìsna	ld tra	eit fie	3	SL	ottor	instri	O/I	SI	ction	itive nstru	Prin I/O i



	_		_		_			_	-				_			-			_					_	_
Word	RAM disable	2	EA + 8 + 2 W	EA + 8 + 2 W	9	EA + 10 + 4 W	9	2	EA + 8 + 2 W	EA + 8 + 2 W	9	EA + 10 + 4 W	9	2	EA + 8 + 2 W	EA + 8 + 2 W	9	EA + 10 + 4 W	9	2	EA + 8 + 2 W	EA + 8 + 2 W	9	EA + 10 + 4 W	9
×	RAM enable	2	EA + 12 + 4 W	EA + 8 + 2 W	9	EA + 14 + 4 W	9	2	EA + 12 + 4 W	EA + 8 + 2 W	9	EA + 14 +4 W	9	2	EA + 12 + 4 W	EA + 8 + 2 W	9	EA + 14 + 4 W	9	2	EA + 12 + 4 W	EA + 8 + 2 W	9	EA + 14 + 4 W	9
Byte	RAM disable	2	EA + 6 + 1 W	EA + 6 + W	5	EA + 7 + 2 W	5	2	EA + 6 + 1 W	EA + 6 + W	5	EA + 7 + 2 W	5	2	EA + 6 + 1 W	EA + 6 + W	2	EA + 7 + 2 W	5	2	EA + 6 + 1 W	EA + 6 + W	2	EA + 7 + 2 W	5
By	RAM enable	2	EA + 8 + 2 W	EA + 6 + W	2	EA + 9 + 2 W	5	2	EA + 8 + 2 W	EA + 6 + W	5	EA + 9 + 2 W	5	2	EA + 8 + 2 W	EA + 6 + W	5	EA + 9 + 2 W	5	2	EA + 8 + 2 W	EA + 6 + W	5	EA + 9 +2 W	5
no. of	pytes	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2-4	3-4	3-6	2-3
n code	76543210	1 1 reg reg	mod reg mem	mod reg mem	11000 reg	mod 0 0 0 mem		1 1 reg reg	mod reg mem	mod reg mem	11010 reg	mod 0 1 0 mem		1 1 reg reg	mod reg mem	mod reg mem	11101 reg	mod 1 0 1 mem		1 1 reg reg	mod reg mem	mod reg mem	11011 reg	mod 0 1 1 mem	
operation code	76543210	0000001W	w0000000	0000001W	100000sw	100000sw	0000010W	0001001W	0001000W	0001001W	100000sw	100000sw	0001010W	0010101W	0010100W	0010101W	100000sw	100000sw	0010110W	0001101W	0001100W	0001101W	1000008W	100000sw	0001110W
00000	operand	reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm
ciacacca		Abb										SUB						SUBC							
in- struc-	roup							i		suoi	truct	sui n	oitos	ntedu	s/uo	itibbi	е ,			-					



_														-					
	Word	RAM disable		-	-	1		1						5	EA + 11 + 4 W	2	Ŋ	EA + 11 + 4 W	2
	W	RAM enable	-	1	ł	1		l						5	EA + 15 + 4 W	2	5	EA + 15 + 4 W	2
	e e	RAM disable	22 + (25 + 3 W) n	22 + (25 + 3 W) n	22 + (23 + 2 W) n	17		EA + 16 + 2 W		21		EA + 22 + 2 W		2	EA + 9 + 2 W		5	EA + 9 + 2 W	1
	Byte	RAM enable	22 + (27 + 3 W) n	22 + (27 + 3 W) n	22 + (23 + 2 W) n	17		EA + 18 + 2 W		21		EA + 24 + 2 W		5	EA + 11 + 2 W		5	EA + 11 + 2 W	_
	no. of	bytes	2	2	2	ო		3-5		ო		3-5		2	2-4	-	2	2-4	-
	apoo u	76543210	00100000	00100010	00100110	00101000		0010100		00101010		00101010		1 1 0 0 0 reg	mod 0 0 0 mem		11001reg	mod 0 0 1 mem	
	operation code	76543210	00001111	00001111	00001111	00001111	11000reg	00001111	mod 0 0 0 mem	00001111	1 1 0 0 0 reg	00001111	mod 0 0 0 mem	11111110	111111W	0 1 0 0 0 reg	11111110	111111W	01001reg
	1	oberand				reg 8		mem 8		reg 8		mem 8		reg 8	шеш	reg 16	reg 8	mem	reg 16
		шлетопіс	ADD4S	SUB4S	CMP4S	ROL4				ROR4				NC			DEC		
	in- struc-	group			su	nctic	ıtsni	ation	obeu	SCD	1				6356	decr tion	struc struc	incre in	



	_						_										,	
Word	RAM disable	reg,-reg	1	32	EA + 34 + 2 W	ı	1		39 ~ 48		EA + 43 + 2 W	\sim EA + 52 + 2 W	39 ~ 49	EA + 43 + 2 W	\sim EA + 53 + 2 W	40 ~ 50	EA + 44 + 2 W	\sim EA + 54 + 2 W
WC	RAM enable	1	1	32	EA + 34 + 2 W	1			39 ~48		EA + 43 + 2 W	\sim EA + 52 + 2 W	39 ~ 49	EA + 43 + 2 W	\sim EA + 53 + 2 W	40 ~ 50	EA +44 + 2 W	~ EA + 54 + 2 W
ŧ	RAM disable	24	EA + 26 + W	1	1	31 ~ 40	EA + 33 + W	~ EA + 42 + W	I		ı	-	1.			: 1	ı	
Byte	RAM enable	24	EA + 26 + W	1	1 -	31~40	EA + 33 + W	~ EA + 42 + W	ı		ı		·I	1.		i i	1	
no. of	pytes	7	2-4	2	2-4	2	2-4	-	7		2-4		г	3-5		4	4-6	
n code	76543210	11100 reg	mod 1 0 0 mem	11100reg	mod 1 0 0 mem	11101reg	mod 1 0 1 mem		11101 reg		mod 1 0 1 mem		1 1 reg reg	mod reg mem		1 1 reg reg	mod reg mem	
operation code	76543210	11110110	11110110	111101111	111101111	11110110	11110110		111101111		11110111		01101011	01101011		01101001	01101001	
operand		reg 8	mem 8	reg 16	mem 16	reg 8	mem 8		reg 16		mem 16		reg 16, (reg 16,) * imm 8	reg 16, mem 16.	8 mmi	reg 16, (reg 16,) * imm 16	reg 16,	imm 16
mnemonic		MULU				MUL												
- Strock	dnout					noitere	do uo	ijcati	qitlur	u								



<u> </u>	
PaM disable 54 ~ 64 EA + 58 + 2 W ~ EA + 68 + 2 W	
FAM enable	
Byte RAM disable 46 ~ 56 EA + 48 + W -EA + 58 + W	
EA + 48 + W	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
210 76543210 110 11111 reg 110 mod 111 mem	
76543210 11110110 111101111	
reg 8 mem 8 reg 16 mem 16	
DIV	
$\frac{\varepsilon_0^2}{2} = \frac{\varepsilon_0^2}{2}$ Signed division instruction and instruction is signed.	



10 reg 2 31 8AM enable RAM disable RAM enable RAM disable RAM disable					
2 31 8AM enable RAM disable RAM enable RAM enable B4AB enable B54 8			1	9	EA + 43 + 2 W
2 31 Bytes PAM enable		2000	I	89	EA + 43 + 2 W
2 31 2-4 EA + 33 + W 2-4 = A + 33 + W 2-4 = A + 33 + W 2-4 = A + 33 + W A + A + A + A + B + A + B + A + B + B +		31	EA + 33 + W	. 1	1
		31	EA + 33 + W	. 1	l
10 reg	no. of bytes	C)	2-4	. 2	2-4
210 765. 110 mod 1 111 1111 mod 1	on code 7 6 5 4 3 2 1 0	1110 reg	mod 1 1 0 mem	1110 reg	mod 1 1 0 mem
76543210 111101110 111101111	operatio 7 6 5 4 3 2 1 0	11110110	11110110	111101111	110111
reg 8 reg 16 mem 16	operand	- 6 9 8	mem 8	reg 16	mem 16
monic	mnemonic	סואח			
	struc- tion group		netructions	ni noisivib bəngisnU	



	П			T		- 1													
Word	RAM disable	-	T Z	1	1 :	-			80	2	EA + 8 + 2 W	EA + 8 + 2 W	9	EA + 10 + 4 W	မှ	2	EA + 11 + 2 W	ß	EA + 11 + 2 W
M	RAM enable		1	ı	I	Į	•	1	æ	2	EA + 12 + 4 W	EA + 8 + 2 W	9	EA + 14 + 4 W	9	5	EA + 15 + 4 W	5	EA + 15 + 4 W
əj	RAM disable	17	თ	17	O)	20	19	က	-	2	EA + 6 + 1 W	EA + 6 + W	5	EA + 7 + 2 W	2	5	EA + 9 + 1 W	5	EA + 9 + 1 W
Byte	RAM enable	17	ത	17	o,	20	19	ო	-	2	EA + 8 + 2 W	EA + 6 + W	S	EA + 9 + 2 W	2	5	EA + 11 + 2 W	S	EA + 11 + 2 W
no. of	pytes	-	-	-	-	2	2	-	-	2	2-4	2-4	3-4	3-6	2-3	2	2-4	2	2-4
n code	76543210					00001010	00001010			1 1 reg reg	mod reg mem	mod reg mem	11111reg	mod 1 1 1 mem		11010reg	mod 0 1 0 mem	1 1 0 11 reg	mod 0 1 1 mem
operation code	76543210	00110111	00100111	00111111	00101111	11010100	11010101	10011000	10011001	W111101W	0011100W	0011101W	100000sw	100000SW	0011110W	1111011W	1111011W	1111011W	1111011W
	operand				4.					reg, reg	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg	шеш	reg	mem
	шиешопіс	ADJBA	ADJ4A	ADJBS	ADJ4S	CVTBD	CVTDB	CVTBW	CVTWL	CMP					-	NOT		NEG	
struc,	tion group	su	oitounter	ni tnemelqr	BCD con	noi	rvers tions	oO s etruc	stsQ eni	SL	oitor	nstru	uos	npar	Cor	μ	emer tions	omple	O. in



struc- tion	mnemonic	operand	operation	operation code	no. of	Byte	te	M	Word	
- 1			76543210	76543210	bytes	RAM enable	RAM disable	RAM enable	RAM disable	
·	TEST	reg, reg	1000010W	1 1 reg reg	2	4	4	4	4	
		mem, reg reg, rem	1000010W	mod reg mem	2-4	EA + 8 + W	EA + 8 + W	EA + 10 + 2 W	EA + 10 + 2 W	
		reg, imm	111111W	1 1 0 0 0 reg	3-4	7	7	8	æ	
		mem, imm	1111011W	mod 0 0 0 mem	3-6	EA + 11 + W	EA + 11 + W	EA + 11 + 2 W	EA + 11 + 2 W	
		acc, imm	1010100W		2-3	5	5	9	9	_
	AND	reg, reg	0010001W	1 1 reg reg	2	2	2	2	2	_
	1	mem, reg	001000W	mod reg mem	2-4	EA + 8 + 2 W	EA + 6 + 1 W	EA + 12 + 4 W	EA + 8 + 2 W	-
		reg, mem	0010001W	mod reg mem	2-4	EA + 6 + W	EA + 6 + W	EA + 8 + 2 W	EA + 8 + 2 W	
oitor		reg, imm	1000000W	11100 reg	3-4	5	5	9	9	
		mem, imm	1000000W	mod 1 0 0 mem	3-6	EA + 9 + 2 W	EA + 7 + 2 W	EA + 14 + 4 W	EA + 10 + 4 W	_
		acc, imm	0010010W		2-3	5	5	9	9	_
1	e B	reg, reg	0000101W	1 1 reg reg	2	2	2	2	2	
		mem, reg	0000100W	mod reg mem	2-4	EA + 8 + 2 W	EA + 6 + 1 W	EA + 12 + 4 W	EA + 8 + 2 W	
		reg, mem	0000101W	mod reg mem	2-4	EA + 6 + W	EA + 6 + W	EA + 8 + 2 W	EA + 8 + 2 W	
		reg, imm	1000000W	1 1 0 0 1 reg	3-4	5	5	9	9	
	L	mem, imm	1000000W	mod 0 0 1 mem	3-6	EA + 9 + 2 W	EA + 7 + 2 W	EA + 14 + 4 W	EA + 8 + 2 W	
		acc, imm	0000110W		2-3	5	5	9	9	
L.,	XOR	reg, reg	0011001W	1 1 reg reg	2	2	2	2	2	,
		mem, reg	0011000W	mod reg mem	2-4	EA + 8 + 2 W	EA + 6 + 1 W	EA + 12 + 4 W	EA + 8 + 2 W	_
		reg, mem	0011001W	mod reg mem	2-4	EA + 6 + W	EA + 6 + W	EA + 8 + 2 W	EA + 8 + 2 W	
		reg, imm	1000000W	11110 reg	3-4	2	2	9	9	
		mem, imm	1000000W	mod 1 1 0 mem	3-6	EA + 9 + 2 W	EA + 7 + 2 W	EA + 14 + 4 W	EA + 8 + 2 W	
	L	acc imm	WO 1 1 0 10 W		0	Ļ	ı	THE RESERVE THE PROPERTY OF TH	NA STATE OF THE PARTY AND A STATE OF THE PARTY	÷

8

7

11110101

Շ

NOT1



	٥		>		>		>		≥ .		>		3		3		3
Word	RAM disable	7	EA + 13 + 2 W	7	EA + 13 + 2 W	9	EA + 10 + 2 W	9	EA + 10 + 2 W	7	EA + 13 + 2 W	7	EA + 13 + 2 W	9	EA + 10 + 2 W	9	EA + 10 + 2 W
W	RAM enable	7	EA + 13 + 2 W	7	EA + 13 + 2 W	9	EA + 10 + 2 W	9	EA + 10 + 2 W	7	EA + 17 + 4 W	7	EA + 17 + 4 W	9	EA + 14 + 4 W	9	EA + 1/1 + / W
te	RAM disable	7	EA + 11 + W	7	EA + 11 + W	9	EA + 8 + W	9	EA + 8 + W	7	EA + 11 + 1 W	7	EA + 11 + 1 W	9	EA + 8 + 1 W	9	EA + 0 + 1 W
Byte	RAM enable	7	EA + 11 + W	7	EA + 11 + W	9	EA + 8 + W	9	EA + 8 + W	7	EA + 13 + 2 W	7	EA + 13 + 2 W	9	EA + 10 + 2 W	9	W.C 01 - 42
no. of	bytes	က	3-5	က	3-5	4	4-6	4	4-6	m	3-5	m	3-5	4	4-6	4	9.4
n code	76543210	1 1 0 0 0 reg	mod 0 0 0 mem	1 1 0 0 0 reg	mod 0 0 mem	1 1 0 0 0 reg	mod 0 0 0 mem	1 1 0 0 0 reg	mod 0 0 0 mem	11000reg	mod 0 0 0 mem	1 1 0 0 0 reg	mod 0 0 0 mem	1 1 0 0 0 reg	mod 0 0 0 mem	1 1 0 0 0 reg	mom () () bom
operation code	76543210	0001000	0000	0001	1000	1000	1000	1001	1001	0110	0110	0111	0111	1110	1110	1111	* * * *
00000	obeland	reg 8, CL	mem 8, CL	reg 16, CL	mem 16, CL	reg 8, imm 3	mem 8, imm 3	reg 16, imm 4	mem 16, imm 4	reg 8, CL	mem 8, CL	reg 16, CL	mem 16, CL	reg 8, imm 3	mem 8, imm 3	reg 16, imm 4	A 1111 OF 1110 II
Ois Caro		TEST1	•			•			4	NOT1							•
- struc-	group						su	oitou	nstri	noite	obere	Bit					



8

N

N

띪

in- struc-			operation	operation code	o of	8	Byte	M	Word	_
group	mnemonic	operand	76543210	76543210	bytes	RAM enable	RAM disable	RAM enable	RAM disable	
	CLR1	reg 8, CL	00010010	11000reg	3	8	8	8	8	
		mem 8, CL	0010	mod 0 0 mem	3-5	EA + 14 + 2 W	EA + 12 + 1 W	EA + 18 + 4 W	EA + 14 + 2 W	
		reg 16, CL	0011	11000 reg	က	8	8	8	80	
		mem 16, CL	0011	mod 0 0 0 mem	3-5	EA + 14 + 2 W	EA + 12 + 1 W	EA + 18 + 4 W	EA + 14 + 2 W	_
		reg 8, imm 3	1010	11000reg	4	7	7	7	7	
su		mem 8, imm 3	1010	mod 0 0 0 mem	4-6	EA + 11 + 2 W	EA+9+1W	EA + 15 + 4 W	EA + 10 + 2 W	
oitou		reg 16, imm 4	1011	11000 reg	4	7	7	7	7	_
nstri		mem 16, imm 4	1011	mod 0 0 0 mem	4-6	EA + 11 + 2 W	EA+9+1W	EA + 15 + 4 W	EA + 10 + 2 W	
noite	SET1	reg 8, CL	0100	11000reg	က	7	7	7	7	
obeu		mem 8, CL	0100	mod 0 0 0 mem	3-5	EA + 13 + 2 W	EA + 11 + 1 W	EA + 17 + 4 W	EA + 13 + 2 W	
118		reg 16, CL	0101	1 1 0 0 0 reg	က	7	7	7	7	_
		mem 16, CL	0101	mod 0 0 0 mem	3-5	EA + 13 + 2 W	EA + 11 + 1 W	EA + 17 + 4 W	EA + 13 + 2 W	_
		reg 8, imm 3	1100	1 1 0 0 0 reg	4	9	9	9	9	
		mem 8, imm 3	1100	mod 0 0 0 mem	4-6	EA + 10 + 2 W	EA + 8 + 1 W	EA + 14 + 4 W	EA + 10 + 2 W	
		reg 16, imm 4	1101	1 1 0 0 0 reg	4	9	9	9	9	
		mem 16, imm 4	1101	mod 0 0 0 mem	4-6	EA + 10 + 2 W	EA + 8 + 1 W	EA + 14 + 4 W	EA + 10 + 2 W	
		-	2nd byte	3rd byte			-	1.		
	CLR1	CY	11111000		-	2	5	2	2	
		DIR	11111100		-	2	2	7	2	
	SET1	ζ	11111001		-	2	2	2	2	
			***************************************	The state of the s	-	The state of the s	THE RESERVE AND DESCRIPTION OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAM	The second secon	A DESCRIPTION OF THE PROPERTY	т



			operatic	operation code	no. of	Byte	te.	Word	rd
group mnemonic	<u>o</u>	operand	76543210	76543210 76543210	bytes	RAM enable	RAM disable	RAM enable	RAM disable
몽		reg, 1	1101000W	11100 reg	7	80	89	æ	ω
	•	mem, 1	1101000W	mod 1 0 0 mem	2-4	EA + 14 + 2 W	EA + 12 + 1 W	EA + 18 + 4 W	EA + 14 + 2 W
	•	reg, CL	1101001W	11100 reg	2	11+2n	11+2n	11 + 2 n	11 + 2 n
	•	mem, CL	1101001W	mod 1 0 0 mem	2-4	1101001W mod100mem 2-4 EA+17+2W+2n EA+15+1W+1n	EA + 15 + 1 W + 1 n	EA + 21 + 4 W + 2 n	EA + 17 + 2 W + 2 n
	•	reg, imm 8	1100000W	11100 reg	ღ	9+2n	9+2n	9+2n	9+2n
		mem, imm 8	1100000W	mod 1 0 0 mem	3-5	1100000W mod100mem 3-5 EA+13+2W+2n EA+11+1W+2n EA+17+4W+2n EA+13+2W+2n	EA + 11 + 1 W + 2 n	EA + 17 + 4 W + 2 n	EA + 13 + 2 W + 2 n





ord	RAM disable	ω	EA + 14 + 2 W	11+2n	EA + 17 + 2 W + 2 n	9+2n	EA + 13 + 2 W + 2 n	ω	EA + 14 + 2 W	11 + 2 n	EA + 17 + 2 W + 2 n	9+2n	EA + 13 + 2 W + 2 n
Word	RAM enable	89	EA + 18 + 4 W	11 + 2 n	EA + 21 + 4 W + 2 n	9+2n	EA + 17 + 4 W + 2 n	ω	EA + 18 + 4 W	11 + 2 n	EA + 21 + 4 W	9+2n	EA + 17 + 4 W + 2 n
te	RAM disable	æ	EA + 12 + 1 W	11+2n	EA + 15 + 1 W + 2 n	9+2n	EA + 11 + 1 W + 2 n	ω	EA + 12 + 1 W	11 + 2 n	EA + 15 + 1 W + 2 n	9+2n	EA + 11 + 1 W + 2 n
Byte	RAM enable	80	EA + 14 + 2W	11+2n	EA + 17 + 2 W + 2 n	9+2 n	EA + 13 + 2 W + 2 n	ω	EA + 14 + 2 W	11 + 2 n	EA + 17 + 2 W + 2 n	9+2 n	EA + 13 + 2 W + 2 n
no. of	bytes	0	2-4	8	2-4	က	3-5	2	2-4	2	2-4	ო	3-5
n code	76543210	1 1 0 0 0 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	1 1 0 0 0 reg	mod 0 0 0 mem	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem
operation code	76543210	1101000W	1101000W	110101W	1101001W	1100000W	1100000W	1101000W	1101000W	110101W	110101W	1100000W	1100000W
	operand	reg, 1	mem, 1	reg, CL	mem, CL	reg, imm 8	mem, imm 8	reg, 1	mem, 1	reg, CL	mem, CL	reg, imm 8	mem, imm 8
o de care		ROL		•				ROR			-		
struc-	roup					s	truction	eni noiteti	PB				



Word	RAM disable	&	EA + 14 + 2 W	11 + 2 n	EA + 17 + 2 W + 2 n	9+2n	EA + 13 + 2 W + 2 n
3M	RAM enable	8	EA + 18 + 4 W	11 + 2 n	EA + 21 + 4 W + 2 n	9+2n	EA + 17 + 4 W + 2 n
Byte	RAM disable	8	EA + 12 + 1 W	11 + 2 n	EA + 15 + 1 W + 2 n	9+2n	EA + 11 + 1 W + 2 n
By	RAM enable	ω	EA + 14 + 2 W	11 + 2 n	EA + 17 + 2 W + 2 n	9+2n	EA + 13 + 2 W + 2 n
no. of	bytes	7	2-4	2	2-4	ю	3-5
operation code	76543210	11010 reg	mod 0 1 0 mem	11010 reg	mod 0 1 0 mem	11010 reg	mod 0 1 0 mem
operatic	76543210	1101000W	1101000W	110101W	110101W	1100000W	1100000W
operand		reg, 1	mem, 1	reg, CL	mem, CL	reg, imm 8	mem, imm 8
mnemonic		ROLC					
struc-	Broup		uo	tate instructi	юЯ		



rd	RAM disable	ω	EA + 14 + 2 W	11 + 2 n	EA + 17 + 2 W + 2 n	9+2n	EA + 13 + 2 W + 2 n
Word	RAM enable	ω	EA + 18 + 4 W	11 + 2 n	EA + 21 + 4 W + 2 n	9+2n	EA + 17 + 4 W + 2 n EA + 13 + 2 W + 2 n
te	RAM disable	80	EA + 12 + 1 W	11 + 2 n	EA+15+1W+2n EA+21+4W+2n	9+2n	EA + 11 + 1 W + 2 n
Byte	RAM enable	80	EA + 14 + 2 W	11 + 2 n	EA + 17 + 2 W + 2 n	9 + 2 n	EA + 13 + 2 W + 2 n
no. of	bytes	8	2-4	2	2-4	ო	3-5
n code	76543210	11011 reg	mod 011 mem	11011 reg	1101001W mod011 mem	11011 reg	mod 011 mem
operation code	76543210	1101000W	1101000W	110101W	110101W	1100000W	1100000W
	operand	reg, 1	mem, 1	reg, CL	mem, CL	reg, imm 8	mem, imm 8
1	шпетопіс	RORC					
in- struc-	group		uo	e instructi	Rotate		



_						,			,	
Word	RAM disable	18 + 2 W	18 + 2 W	EA + 24 + 4 W	34 + 4 W	EA + 24 + 8 W	20 + 2 W	20 + 2 W	29 + 4 W	30 + 4 W
W	RAM enable	22 + 2 W	22 + 2 W	EA + 26 + 4 W	38 + 4 W	EA + 36 + 8 W	20 + 2 W	20 + 2 W	29 + 4 W	30 + 4 W
Byte	RAM disable	1	ı	ı	I	I	1	ı	1	I
By	RAM enable	1	1	1	ı	ı	1	ı	ı	1
no. of	bytes	3	2	2-4	S	2-4	-	3	-	က
operation code	76543210 76543210		11010reg	mod 0 1 0 mem		mod 0 1 1 mem				
operatio	76543210	11101000	11111111	11111111	10011010	11111111	11000011	11000010	11001011	11001010
operand		near proc	regptr 16	memptr 16	far proc	memptr 32		pop value		pop value
struc- struc- tion		CALL					RET			-
stro-	Broup			suo	nstructi	ontrol i	o əui	prout	nS	



										-		-								
rd	RAM disable	EA + 14 + 4 W	9	7	9	50	10	EA + 12 + 2 W	12 + 2 W	13 + 2 W	14 + 2 W	58	_	12 + 2 W	12	12	13	EA + 17 + 2 W	15	EA + 25 + 4 W
Word	RAM enable	EA + 18 + 4 W	10 + 2 W	11 + 2 W	10 + 2 W	82 + 16 W	14 + 2 W	EA + 16 + 4 W	12 + 2 W	13 + 2 W	14 + 2 W	82 + 16 W	1.	12 + 2 W	12	12	13	EA + 17 + 2 W	15	EA + 25 + 4 W
Byte	RAM disable	ı	ı	1	1	ŀ	ı	1	ı			ı	1	ı	1	-		TOTAL TOTAL CONTROL OF THE PARTY OF THE PART		
By	RAM enable	ı	1		1	1	ı	1						ı	-				4	
no. of	bytes	2-4	-	-	-	-	2-3	2-4	-	-	-	-	4	-	6	2	2	2-4	5	2-4
n code	76543210	mod 1 1 0 mem						mod 0 0 0 mem									11100 reg	mod 1 0 0 mem		mod 1 0 1 mem
operation code	76543210	11111111	01010 reg	0 0 0 0 sreg 1 1 0	10011100	01100000	01101080	10001111	01011reg	000 sreg 111	10011101	01100001	11001000	11001001	11101001	111010111	11111111	11111111	11101010	11111111
0	operation	mem 16	reg 16	sreg	PSW	œ	mmi	mem 16	reg 16	sreg	PSW	œ	imm 16, imm 8	Additional and the second of t	near-label	short-label	regptr 16	memptr 16	far-label	memptr 32
0,000		PUSH						8					PREPARE	DISPOSE	88					
struc-	group			s	ction	natru	ii noi	bnjs	insm	sck	s					suoi	etruci	sui 4:	sranc	3



	able																					
Word	RAM disable																	17/8	17/8	17/8	15/8	
M	RAM enable	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	15/8	17/8	17/8	17/8	15/8	
Byte	RAM disable	1			4	THE RESERVE OF THE PROPERTY OF		1		-			44	-			i i	ı	1	ı	-	90
By	RAM enable	ı	-	1	1	-	-	1	1						1	ı	-	ı	- 1	-	ı	g
no. of	bytes	7	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	7	2	2	2	Ľ
n code	76543210														The state of the s							10011100
operation code	76543210	01110000	10001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	11100000	0001	0010	0011	00001111
operand		short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	mem 8
mnemonic		BV	BNV	요급	BNC	8E 8Z	BNE	BNH	Н	BN	В	BPE	BPO	ВП	BGE	BLE	вст	DBNZNE	DBNZE	DBNZ	BCWZ	BTCLR
struc-	9						1					bran					·	I		·		

*Newly added instruction for the µPD70322/70320.



in- struc-			operatic	operation code	no. of	Byte	te	Word	rd
group	mnemonic	operand	76543210	76543210	bytes	RAM enable	RAM disable	RAM enable	RAM disable
	BRK	n	11001100		-	l	ı	55 + 10 W	43 + 10 W
SL		imm 8 (+3)	11001101		2	I	1	56 + 10 W	44 + 10 W
instruction	BPRV		11001110		-	l	I	55 + 10 W	43 + 10 W
terrup	RETI		111001111		-	-	-	43 + 6 W	35 + 2 W
uĮ	RETRBI .		00001111	10010001	2		1	12	12
	FINT		00001111	00001111 10010010	2	2	2	2	2
	CHKIND	reg 16, mem 32	01100010	mod reg mem	2-4	ı	ı	l	-

*Newly added instruction for the µPD70322/70320.



struc-	struc- tion	operand	operatio	operation code	no. of		Byte	Wc	Word
group			76543210	76543210		RAM enable	RAM disable	RAM enable	RAM disable
	HALT		11110100		-	ı	1	1	1
	STOP *2		00001111	10011110	2	ı	ı		1
	POLL	: :	10011011		-	-	ı	1	
enoit	D		11111010		-	4	4	4	4
struc	8		11111111		-	12	12	12	12
ni lor	BUSLOCK		11110000		-	2	2	2	5
cont	FP0	do-dj	11011XXX	11777222	2	1	1	60 + 10 W	48 + 10 W
СРЈ	ů.	fp-op, mem	11011XXX	mod Y Y Y mem	2-4	ı	-	60 + 10 W	48 + 10 W
	FP02	ф-ф	0110011X	11 Y Y Y Z Z Z	2	ı	-	60 + 10 W	48 + 10 W
	£.	fp-op, mem	0110011X	mod Y Y Y mem	2-4	1	1	60 + 10 W	48 + 10 W
	NOP		10010000		-	4	4	4	4
			0 0 1 sreg 1 1 0		-	27	27	27	27

1: DS0, DS1; PS, SS:
2: Newly added instruction for the µD70322/70320
3: Does not execute on the µP 70322/70320, but generates an interrupt.

FUROPEAN DISTRIBUTORS

AUSTRIA

A & D ABRAHAMCZIK & DEMEL GES. MBH. & CO. KG EICHENSTRASSE 58-64/1 1120 WIED. (222) 857661

TEL.: (222) 857661 TLX:: 134273

BELGIUM CN ROOD DE JAMBLINNE DE MEUXPLEIN 37 1040 BRUSSEL TEL. (02) 7352135 TLX:: 22846

TLX: 22846
MALCHUS ELECTRONICS PVBA
PLANTIN EN MORETUSLEI 172
2000 ANTWERPEN
TEL: (032) 353256
TLX: 33637

DENMARK

MER-EL A/S VED KLAEDEBO 18 2970 HOERSHOLM TEL.: (2) 571000 TLX.: 37360

FINLAND OY FERRADO A/B

OY FEHRADO A/B P.O. BOX 54 VALIMONTIE 1 00380 HELSINKI 38 TEL.: (0) 550002 TLX.: 122214

FRANCE

ASAP MONSIEUR LEGRIS 42, RUE HENRI MATISSE 59930 LA CHAPELLE D'ARMENTIERES TEL : 20 35 1110

ASAP
RUE DE TROIS PEUPLES
78190 MONTIGNY LE BHE FONNEUX
TEL.: (1) 30 43 82 33

78190 MONTIGNY LE BRETONNEUX TEL.: (1) 30 43 82 33 TLX.: 69 88 87 CCI

5, NOE MARCELIN BERTHEL BP 92 92164 ANTONY TEL.: (1) 46 66 21 82

TEL.: (1) 46 66 21 82 TLX.: 203881 CCI 5, RUE BATAILLE

69008 LYON TEL.: 7874 44 56 CEDIS (TOURS) 1, RUE DU DANEMARK 37100 TOURS TEL.: 474176 46

CELTI Z.I. DE COURTABŒUF 9, AVENUE DU QUEBEC 91940 LES ULIS TEL.: (1) 64 46 09 09

DIM INTER 65-67, RUE DES CITES 93300 AUBERVILLIERS TEL.: (1) 48 34 93 70 TLX.: 230524

27, RUE KLEBER 68000 COLMAR TEL.: 89 4115 43 DIM INTER (VILLEURBA)

DIM INTER (VILLEURBANNE) 101. RUE DEDIEU 69100 VILLEURBANNE TEL.: 78 68 32 29 EALING
BATIMENT AUVIDULIS
AVENUE D'OCEANIE
Z. A. D'ORSAY COURTABŒUF
BP 90
91943 LES ULIS CEDEX

TEL:: (1): 69:28:01:31
GEDIS
352: AVENUE G CLEMENCEAU
92000 NANTERRE
TEL:: (1): 42:04:04:04

92000 NANTERRE TEL.: (1) 42 04 04 04 GEDIS (AIX) MERCURE C Z.I. D'AIX EN PROVENCE 13763 LES MILLES CEDEX TEL.: 42 60 01 77

GEDIS (ALPES) 21, RUE DES GLAISONS 38400 ST. MARTIN D'HERES TEL.: 75512332 SERTRONIQUE (LILLE)

20, RUE CABANIS BP 35 59007 LILLE CEDEX TEL:: 20 47 70 70

SERTRONIQUE (MANS) 60, RUE SAGEBIEN CEDEX 43 72040 LE MANS TEL: 43842460 TLX: 720019

TEKELEC RUE CARLE VERNET CITE DES BRUYERES 92310 SEVRES TEL.: (1) 45347535

GERMANY
BIT-ELECTRONIC AG
DINGOLFINGER STRASSE 6
8000 MÜNCHEN 80
TEL:: (0.89) 4180 07-0
TLX:: 5 212 931

GLEICHMANN + CO ELECTRONICS GMBH BAHNHOFSTRASSE 55-1

7250 LEONBERG TEL.: (0 7152) 2 60 31 TLX.: 17 715 218 GLYN GMBH

SCHÖNE AUSSICHT 30 6272 NIEDERNHAUSEN TEL:: (0.61.27) 80.77 TLX:: 4186.911

TLX: 4186 911 H3W ELEKTRONIK VERTRIEB GMBH STAHLGRUBERRING 12 8000 MÜNCHEN 82 TEL: (089) 42 92 71 TLX: 5 214 514

MICROSCAN GMBH UBERSEERING 31 2000 HAMBURG 60 TEL.: (0 40) 6 32 00 30 TLX.: 2 13 288 REIN ELEKTRONIK GMBH LÖTSCHERWEG 66

4054 NETTETAL 1 TEL.: (0 2153) 73 3111 TLX:: 8 54 251 SYSTEM ELEKTRONIK VERTRIEB (

SYSTEM ELEKTRONIK VERTRIEB GMBH HEESFELD 4 3300 BRAUNSCHWEIG TEL.: (0531) 314095 TLX: 952351 ULTRATRONIK GMBH MÜNCHENER STRASSE 6 8031 SEEFELD TEL.: (08152) 7090 TLX:: 526459

UNIELECTRONIC VERTRIEBS GMBH LISE-MEITNER-STRASSE 8 6072 DREIEICH 1 B. FRANKFURT TEL.: (06103) 35175 TLX: 411213

TTALY
ADELSY S.R.L.
VIA DEL FONDITORE, 5
LOCALITA ROVERI
40127 BOLOGNA
TEL.: (051) 532119
CLAITRON S.P.A.
VIA GALLARATE, 211
20151 MILL AND

VIA GALLARATE, 211 20151 MILANO TEL.: (02) 3010091 MELCHIONI S.P.A. VIA COLETTA, 37 20135 MILANO TEL.: (02) 57941

PANTRONIC S.R.L. VIA MATTIA BATTISTINI, 212/a 00167 ROMA

00167 ROMA TEL.: (06) 6273909 NETHERLANDS CN ROOD CORT V.D. LINDENSTRAAT 11-13

2288 EV RIJSWIJK TEL.: (070) 996360 TLX.: 31238 INNOCIFICUIT MALCHUS ELECTRONICA ADVIESGROEP MALCHUS B V. FOKKERSTRAAT 511-513

3125 BD SCHIEDAM
TEL.: (010) 373777
TLL:: 21598
INTRA ELECTRONICS BV
DUIVENDIJK 5C
PO BOX 424
5672 AD NUENEN
TEL.: (003) 40 838 009

TLX.: (0044) 59418 INTR NL
NORWAY
JAKOB HATTELAND ELECTRONIC A/S

P.B. 25 5578 NEDRE VATS TEL: (47) 63111 TLX: 42850 PORTUGAL

AMPEREL S. A.
AV. FONTES PEREIRA DE MELO 47, 4D
1000 LISBOA
TEL.: (1) 53 26 98
TLX::18588

SPAIN
AMITRON S.A.
AVENIDA DE VALLADOLID 47A
28008 MADRID
TEL:: (1) 247 9313
TLX:: 45550

COMELTA S.A. EMILIO MUNOZ 41, NAVE 1-1-2 MADRID 17

TEL.: (1) 754 30 01 TLX:: 42007 LOBER S.A. MONTE ESQUINZA 28 MADRID 4 TEL.: (1) 4421100 TLX:: 49533 SWEDEN NORDQVIST & BERG BOX 9145 AARSTAAENGS VAEGEN 19 10272 STOCKHOLM

TEL:: (0) 8690400 TLX:: 10407 TH'S ELEKTRONIK BOX 3027 16303 SPAANGA TEL:: (0) 8362970 TLX:: 11145

SWITZERLAND MEMOTEC AG GASWERKSTRASSE 32 4901 LANGENTHAL TEL.: (63) 281122 TLX:: 982550

TURKEY BURC ELEKTRONIK VE MAKINA SANAYI VE TICARET A.S BANKATCHI-SOKAK 15/2 KUCUKESAT ANKARA TEL (10090) 41250300

CINDADA
TEL.: (0090) 41250300
TLX.: 43430
UNITED KINGDOM
ANZAC COMPONENTS LTD
BURNHAM LANE
SLOUGH SL1 6LN
ENGLAND

TEL.: (06286) 4701
DIALOGUE DISTRIBUTION LTD
WATCHMOOR ROAD
CAMBERLER
SURREY GUT5 3AC
ENGLAND
TEL.: (0276) 688001

TEL.: (0276) 688001
FARNEHL ELECTRONIC
COMPONENTS LTD
CANAL ROAD
LEEDS LS12 2TU
ENGLAND
TEL.: (0532) 636311
IMPULSE ELECTRONICS L'
AMMONIN HOUSE

IEL: (092) 6307

IMPULSE ELECTRONICS LTD

HAMMOND HOUSE

CATERHAM

SURREY CR3 6XG

TEL: (1083) 46433

STC MULTI COMPONENTS

EDINBURGH WAY

HARLOW


CM20 2DF

ENGLAND

TEL: (10279) 442971

VSI ELECTRONICS LTD

VSI ELECTRONICS LTD ROYDOMBURY INDUSTRIAL PARK HORSECROFT ROAD 9 HARLOW, 5 ESSEX CM19 5BYOM TEL.: (0279) 29666



NEC OFFICES

- NEC Electronics (Europe) GmbH, Oberrather Str. 4, 4000 Düsseldorf 30, W. Germany, Tel. (0211) 65 03 01, Telex 8 58 996-0
- NEC Electronics (Germany) GmbH, Oberrather Str. 4, 4000 Düsseldorf 30, Tel. (0211) 65 03 02, Telex 8 58 996-0
 - Hindenburgstr. 28/29, 3000 Hannover 1, Tel. (0511) 881013-16, Telex 9 230109
 - Arabellastr. 17, 8000 München 2, Tel. (089) 4160020, Telex 522971
 - Heilbronner Str. 314, 7000 Stuttgart 30, Tel. (0711) 890910, Telex 7252220
- NEC Electronics (BNL) Boschdijk 187a, NL-5612 HB Eindhoven, Tel. (040) 44 58 45, Telex 51 923
- NEC Electronics (Scandinavia) Box 4039, S-18304 Täby, Tel. (08) 7328200, Telex 13839
- NEC Electronics (France) S.A., 9, rue Paul Dautier, B.P. 187, F-78142 Velizy Villacoublay Cedex, Tél. (1) 39 46 9617, Télex 699 499
- NEC Electronics (France) S.A., Representacion en Espana, Edificio «La Caixa», Paseo de la Castellana 51, E-28046 Madrid, Tél. (1) 41 94 150, Télex 41 316
- NEC Electronics Italiana S.R.L., Via Fabio Filzi, 25A, I-20124 Milano, Tel. (02) 67 09 108, Telex 315 355
 - Rome Office, International Business Center, P. Le Di Porta Pia, I-00189 Rome, Tel. (06) 81 60 51 oder 86 88 54, Telex 613 689
- NEC Electronics (UK) Ltd., Cygnus House, Sunrise Park Way, Milton Keynes, MK14 6NP, Tel. (09 08) 6911 33, Telex 777 565
 - Birmingham Office, 9th Floor, Swan Office Centre, 1508 Coventry Road, Yardley, Birmingham B 25 8 VL, Tel. (021) 7081500, Telex 333014
 - Dublin Office, 34/35 South William Street, Dublin 2, Ireland, Tel. (00 01) 71 02 00